to set the cacheline size in the BHLC register. This should be the size of the largest D-cache line on a system.