404 lines
13 KiB
C
404 lines
13 KiB
C
/* $NetBSD: pcireg.h,v 1.29 2000/07/18 10:59:04 soda Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1995, 1996, 1999
|
|
* Christopher G. Demetriou. All rights reserved.
|
|
* Copyright (c) 1994, 1996 Charles M. Hannum. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Charles M. Hannum.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _DEV_PCI_PCIREG_H_
|
|
#define _DEV_PCI_PCIREG_H_
|
|
|
|
/*
|
|
* Standardized PCI configuration information
|
|
*
|
|
* XXX This is not complete.
|
|
*/
|
|
|
|
/*
|
|
* Device identification register; contains a vendor ID and a device ID.
|
|
*/
|
|
#define PCI_ID_REG 0x00
|
|
|
|
typedef u_int16_t pci_vendor_id_t;
|
|
typedef u_int16_t pci_product_id_t;
|
|
|
|
#define PCI_VENDOR_SHIFT 0
|
|
#define PCI_VENDOR_MASK 0xffff
|
|
#define PCI_VENDOR(id) \
|
|
(((id) >> PCI_VENDOR_SHIFT) & PCI_VENDOR_MASK)
|
|
|
|
#define PCI_PRODUCT_SHIFT 16
|
|
#define PCI_PRODUCT_MASK 0xffff
|
|
#define PCI_PRODUCT(id) \
|
|
(((id) >> PCI_PRODUCT_SHIFT) & PCI_PRODUCT_MASK)
|
|
|
|
/*
|
|
* Command and status register.
|
|
*/
|
|
#define PCI_COMMAND_STATUS_REG 0x04
|
|
|
|
#define PCI_COMMAND_IO_ENABLE 0x00000001
|
|
#define PCI_COMMAND_MEM_ENABLE 0x00000002
|
|
#define PCI_COMMAND_MASTER_ENABLE 0x00000004
|
|
#define PCI_COMMAND_SPECIAL_ENABLE 0x00000008
|
|
#define PCI_COMMAND_INVALIDATE_ENABLE 0x00000010
|
|
#define PCI_COMMAND_PALETTE_ENABLE 0x00000020
|
|
#define PCI_COMMAND_PARITY_ENABLE 0x00000040
|
|
#define PCI_COMMAND_STEPPING_ENABLE 0x00000080
|
|
#define PCI_COMMAND_SERR_ENABLE 0x00000100
|
|
#define PCI_COMMAND_BACKTOBACK_ENABLE 0x00000200
|
|
|
|
#define PCI_STATUS_CAPLIST_SUPPORT 0x00100000
|
|
#define PCI_STATUS_66MHZ_SUPPORT 0x00200000
|
|
#define PCI_STATUS_UDF_SUPPORT 0x00400000
|
|
#define PCI_STATUS_BACKTOBACK_SUPPORT 0x00800000
|
|
#define PCI_STATUS_PARITY_ERROR 0x01000000
|
|
#define PCI_STATUS_DEVSEL_FAST 0x00000000
|
|
#define PCI_STATUS_DEVSEL_MEDIUM 0x02000000
|
|
#define PCI_STATUS_DEVSEL_SLOW 0x04000000
|
|
#define PCI_STATUS_DEVSEL_MASK 0x06000000
|
|
#define PCI_STATUS_TARGET_TARGET_ABORT 0x08000000
|
|
#define PCI_STATUS_MASTER_TARGET_ABORT 0x10000000
|
|
#define PCI_STATUS_MASTER_ABORT 0x20000000
|
|
#define PCI_STATUS_SPECIAL_ERROR 0x40000000
|
|
#define PCI_STATUS_PARITY_DETECT 0x80000000
|
|
|
|
/*
|
|
* PCI Class and Revision Register; defines type and revision of device.
|
|
*/
|
|
#define PCI_CLASS_REG 0x08
|
|
|
|
typedef u_int8_t pci_class_t;
|
|
typedef u_int8_t pci_subclass_t;
|
|
typedef u_int8_t pci_interface_t;
|
|
typedef u_int8_t pci_revision_t;
|
|
|
|
#define PCI_CLASS_SHIFT 24
|
|
#define PCI_CLASS_MASK 0xff
|
|
#define PCI_CLASS(cr) \
|
|
(((cr) >> PCI_CLASS_SHIFT) & PCI_CLASS_MASK)
|
|
|
|
#define PCI_SUBCLASS_SHIFT 16
|
|
#define PCI_SUBCLASS_MASK 0xff
|
|
#define PCI_SUBCLASS(cr) \
|
|
(((cr) >> PCI_SUBCLASS_SHIFT) & PCI_SUBCLASS_MASK)
|
|
|
|
#define PCI_INTERFACE_SHIFT 8
|
|
#define PCI_INTERFACE_MASK 0xff
|
|
#define PCI_INTERFACE(cr) \
|
|
(((cr) >> PCI_INTERFACE_SHIFT) & PCI_INTERFACE_MASK)
|
|
|
|
#define PCI_REVISION_SHIFT 0
|
|
#define PCI_REVISION_MASK 0xff
|
|
#define PCI_REVISION(cr) \
|
|
(((cr) >> PCI_REVISION_SHIFT) & PCI_REVISION_MASK)
|
|
|
|
#define PCI_CLASS_CODE(class, subclass, interface) \
|
|
((((class) & PCI_CLASS_MASK) << PCI_CLASS_SHIFT) | \
|
|
(((subclass) & PCI_SUBCLASS_MASK) << PCI_SUBCLASS_SHIFT) | \
|
|
(((interface) & PCI_INTERFACE_MASK) << PCI_INTERFACE_SHIFT))
|
|
|
|
/* base classes */
|
|
#define PCI_CLASS_PREHISTORIC 0x00
|
|
#define PCI_CLASS_MASS_STORAGE 0x01
|
|
#define PCI_CLASS_NETWORK 0x02
|
|
#define PCI_CLASS_DISPLAY 0x03
|
|
#define PCI_CLASS_MULTIMEDIA 0x04
|
|
#define PCI_CLASS_MEMORY 0x05
|
|
#define PCI_CLASS_BRIDGE 0x06
|
|
#define PCI_CLASS_COMMUNICATIONS 0x07
|
|
#define PCI_CLASS_SYSTEM 0x08
|
|
#define PCI_CLASS_INPUT 0x09
|
|
#define PCI_CLASS_DOCK 0x0a
|
|
#define PCI_CLASS_PROCESSOR 0x0b
|
|
#define PCI_CLASS_SERIALBUS 0x0c
|
|
#define PCI_CLASS_WIRELESS 0x0d
|
|
#define PCI_CLASS_I2O 0x0e
|
|
#define PCI_CLASS_SATCOM 0x0f
|
|
#define PCI_CLASS_CRYPTO 0x10
|
|
#define PCI_CLASS_DASP 0x11
|
|
#define PCI_CLASS_UNDEFINED 0xff
|
|
|
|
/* 0x00 prehistoric subclasses */
|
|
#define PCI_SUBCLASS_PREHISTORIC_MISC 0x00
|
|
#define PCI_SUBCLASS_PREHISTORIC_VGA 0x01
|
|
|
|
/* 0x01 mass storage subclasses */
|
|
#define PCI_SUBCLASS_MASS_STORAGE_SCSI 0x00
|
|
#define PCI_SUBCLASS_MASS_STORAGE_IDE 0x01
|
|
#define PCI_SUBCLASS_MASS_STORAGE_FLOPPY 0x02
|
|
#define PCI_SUBCLASS_MASS_STORAGE_IPI 0x03
|
|
#define PCI_SUBCLASS_MASS_STORAGE_RAID 0x04
|
|
#define PCI_SUBCLASS_MASS_STORAGE_MISC 0x80
|
|
|
|
/* 0x02 network subclasses */
|
|
#define PCI_SUBCLASS_NETWORK_ETHERNET 0x00
|
|
#define PCI_SUBCLASS_NETWORK_TOKENRING 0x01
|
|
#define PCI_SUBCLASS_NETWORK_FDDI 0x02
|
|
#define PCI_SUBCLASS_NETWORK_ATM 0x03
|
|
#define PCI_SUBCLASS_NETWORK_ISDN 0x04
|
|
#define PCI_SUBCLASS_NETWORK_MISC 0x80
|
|
|
|
/* 0x03 display subclasses */
|
|
#define PCI_SUBCLASS_DISPLAY_VGA 0x00
|
|
#define PCI_SUBCLASS_DISPLAY_XGA 0x01
|
|
#define PCI_SUBCLASS_DISPLAY_3D 0x02
|
|
#define PCI_SUBCLASS_DISPLAY_MISC 0x80
|
|
|
|
/* 0x04 multimedia subclasses */
|
|
#define PCI_SUBCLASS_MULTIMEDIA_VIDEO 0x00
|
|
#define PCI_SUBCLASS_MULTIMEDIA_AUDIO 0x01
|
|
#define PCI_SUBCLASS_MULTIMEDIA_TELEPHONY 0x02
|
|
#define PCI_SUBCLASS_MULTIMEDIA_MISC 0x80
|
|
|
|
/* 0x05 memory subclasses */
|
|
#define PCI_SUBCLASS_MEMORY_RAM 0x00
|
|
#define PCI_SUBCLASS_MEMORY_FLASH 0x01
|
|
#define PCI_SUBCLASS_MEMORY_MISC 0x80
|
|
|
|
/* 0x06 bridge subclasses */
|
|
#define PCI_SUBCLASS_BRIDGE_HOST 0x00
|
|
#define PCI_SUBCLASS_BRIDGE_ISA 0x01
|
|
#define PCI_SUBCLASS_BRIDGE_EISA 0x02
|
|
#define PCI_SUBCLASS_BRIDGE_MC 0x03 /* XXX _MCA? */
|
|
#define PCI_SUBCLASS_BRIDGE_PCI 0x04
|
|
#define PCI_SUBCLASS_BRIDGE_PCMCIA 0x05
|
|
#define PCI_SUBCLASS_BRIDGE_NUBUS 0x06
|
|
#define PCI_SUBCLASS_BRIDGE_CARDBUS 0x07
|
|
#define PCI_SUBCLASS_BRIDGE_RACEWAY 0x08
|
|
#define PCI_SUBCLASS_BRIDGE_MISC 0x80
|
|
|
|
/* 0x07 communications subclasses */
|
|
#define PCI_SUBCLASS_COMMUNICATIONS_SERIAL 0x00
|
|
#define PCI_SUBCLASS_COMMUNICATIONS_PARALLEL 0x01
|
|
#define PCI_SUBCLASS_COMMUNICATIONS_MPSERIAL 0x02
|
|
#define PCI_SUBCLASS_COMMUNICATIONS_MODEM 0x03
|
|
#define PCI_SUBCLASS_COMMUNICATIONS_MISC 0x80
|
|
|
|
/* 0x08 system subclasses */
|
|
#define PCI_SUBCLASS_SYSTEM_PIC 0x00
|
|
#define PCI_SUBCLASS_SYSTEM_DMA 0x01
|
|
#define PCI_SUBCLASS_SYSTEM_TIMER 0x02
|
|
#define PCI_SUBCLASS_SYSTEM_RTC 0x03
|
|
#define PCI_SUBCLASS_SYSTEM_PCIHOTPLUG 0x04
|
|
#define PCI_SUBCLASS_SYSTEM_MISC 0x80
|
|
|
|
/* 0x09 input subclasses */
|
|
#define PCI_SUBCLASS_INPUT_KEYBOARD 0x00
|
|
#define PCI_SUBCLASS_INPUT_DIGITIZER 0x01
|
|
#define PCI_SUBCLASS_INPUT_MOUSE 0x02
|
|
#define PCI_SUBCLASS_INPUT_SCANNER 0x03
|
|
#define PCI_SUBCLASS_INPUT_GAMEPORT 0x04
|
|
#define PCI_SUBCLASS_INPUT_MISC 0x80
|
|
|
|
/* 0x0a dock subclasses */
|
|
#define PCI_SUBCLASS_DOCK_GENERIC 0x00
|
|
#define PCI_SUBCLASS_DOCK_MISC 0x80
|
|
|
|
/* 0x0b processor subclasses */
|
|
#define PCI_SUBCLASS_PROCESSOR_386 0x00
|
|
#define PCI_SUBCLASS_PROCESSOR_486 0x01
|
|
#define PCI_SUBCLASS_PROCESSOR_PENTIUM 0x02
|
|
#define PCI_SUBCLASS_PROCESSOR_ALPHA 0x10
|
|
#define PCI_SUBCLASS_PROCESSOR_POWERPC 0x20
|
|
#define PCI_SUBCLASS_PROCESSOR_MIPS 0x30
|
|
#define PCI_SUBCLASS_PROCESSOR_COPROC 0x40
|
|
|
|
/* 0x0c serial bus subclasses */
|
|
#define PCI_SUBCLASS_SERIALBUS_FIREWIRE 0x00
|
|
#define PCI_SUBCLASS_SERIALBUS_ACCESS 0x01
|
|
#define PCI_SUBCLASS_SERIALBUS_SSA 0x02
|
|
#define PCI_SUBCLASS_SERIALBUS_USB 0x03
|
|
#define PCI_SUBCLASS_SERIALBUS_FIBER 0x04 /* XXX _FIBRECHANNEL */
|
|
#define PCI_SUBCLASS_SERIALBUS_SMBUS 0x05
|
|
|
|
/* 0x0d wireless subclasses */
|
|
#define PCI_SUBCLASS_WIRELESS_IRDA 0x00
|
|
#define PCI_SUBCLASS_WIRELESS_CONSUMERIR 0x01
|
|
#define PCI_SUBCLASS_WIRELESS_RF 0x10
|
|
#define PCI_SUBCLASS_WIRELESS_MISC 0x80
|
|
|
|
/* 0x0e I2O (Intelligent I/O) subclasses */
|
|
#define PCI_SUBCLASS_I2O_10 0x00 /* I2O 1.0 XXX ??? */
|
|
|
|
/* 0x0f satellite communication subclasses */
|
|
/* PCI_SUBCLASS_SATCOM_??? 0x00 / * XXX ??? */
|
|
#define PCI_SUBCLASS_SATCOM_TV 0x01
|
|
#define PCI_SUBCLASS_SATCOM_AUDIO 0x02
|
|
#define PCI_SUBCLASS_SATCOM_VOICE 0x03
|
|
#define PCI_SUBCLASS_SATCOM_DATA 0x04
|
|
|
|
/* 0x10 encryption/decryption subclasses */
|
|
#define PCI_SUBCLASS_CRYPTO_NETCOMP 0x00
|
|
#define PCI_SUBCLASS_CRYPTO_ENTERTAINMENT 0x10
|
|
#define PCI_SUBCLASS_CRYPTO_MISC 0x80
|
|
|
|
/* 0x11 data acquisition and signal processing subclasses */
|
|
#define PCI_SUBCLASS_DASP_DPIO 0x00
|
|
#define PCI_SUBCLASS_DASP_MISC 0x80
|
|
|
|
/*
|
|
* PCI BIST/Header Type/Latency Timer/Cache Line Size Register.
|
|
*/
|
|
#define PCI_BHLC_REG 0x0c
|
|
|
|
#define PCI_BIST_SHIFT 24
|
|
#define PCI_BIST_MASK 0xff
|
|
#define PCI_BIST(bhlcr) \
|
|
(((bhlcr) >> PCI_BIST_SHIFT) & PCI_BIST_MASK)
|
|
|
|
#define PCI_HDRTYPE_SHIFT 16
|
|
#define PCI_HDRTYPE_MASK 0xff
|
|
#define PCI_HDRTYPE(bhlcr) \
|
|
(((bhlcr) >> PCI_HDRTYPE_SHIFT) & PCI_HDRTYPE_MASK)
|
|
|
|
#define PCI_HDRTYPE_TYPE(bhlcr) \
|
|
(PCI_HDRTYPE(bhlcr) & 0x7f)
|
|
#define PCI_HDRTYPE_MULTIFN(bhlcr) \
|
|
((PCI_HDRTYPE(bhlcr) & 0x80) != 0)
|
|
|
|
#define PCI_LATTIMER_SHIFT 8
|
|
#define PCI_LATTIMER_MASK 0xff
|
|
#define PCI_LATTIMER(bhlcr) \
|
|
(((bhlcr) >> PCI_LATTIMER_SHIFT) & PCI_LATTIMER_MASK)
|
|
|
|
#define PCI_CACHELINE_SHIFT 0
|
|
#define PCI_CACHELINE_MASK 0xff
|
|
#define PCI_CACHELINE(bhlcr) \
|
|
(((bhlcr) >> PCI_CACHELINE_SHIFT) & PCI_CACHELINE_MASK)
|
|
|
|
/*
|
|
* Mapping registers
|
|
*/
|
|
#define PCI_MAPREG_START 0x10
|
|
#define PCI_MAPREG_END 0x28
|
|
#define PCI_MAPREG_PPB_END 0x18
|
|
#define PCI_MAPREG_PCB_END 0x14
|
|
|
|
#define PCI_MAPREG_TYPE(mr) \
|
|
((mr) & PCI_MAPREG_TYPE_MASK)
|
|
#define PCI_MAPREG_TYPE_MASK 0x00000001
|
|
|
|
#define PCI_MAPREG_TYPE_MEM 0x00000000
|
|
#define PCI_MAPREG_TYPE_IO 0x00000001
|
|
|
|
#define PCI_MAPREG_MEM_TYPE(mr) \
|
|
((mr) & PCI_MAPREG_MEM_TYPE_MASK)
|
|
#define PCI_MAPREG_MEM_TYPE_MASK 0x00000006
|
|
|
|
#define PCI_MAPREG_MEM_TYPE_32BIT 0x00000000
|
|
#define PCI_MAPREG_MEM_TYPE_32BIT_1M 0x00000002
|
|
#define PCI_MAPREG_MEM_TYPE_64BIT 0x00000004
|
|
|
|
#define PCI_MAPREG_MEM_PREFETCHABLE(mr) \
|
|
(((mr) & PCI_MAPREG_MEM_PREFETCHABLE_MASK) != 0)
|
|
#define PCI_MAPREG_MEM_PREFETCHABLE_MASK 0x00000008
|
|
|
|
#define PCI_MAPREG_MEM_ADDR(mr) \
|
|
((mr) & PCI_MAPREG_MEM_ADDR_MASK)
|
|
#define PCI_MAPREG_MEM_SIZE(mr) \
|
|
(PCI_MAPREG_MEM_ADDR(mr) & -PCI_MAPREG_MEM_ADDR(mr))
|
|
#define PCI_MAPREG_MEM_ADDR_MASK 0xfffffff0
|
|
|
|
#define PCI_MAPREG_MEM64_ADDR(mr) \
|
|
((mr) & PCI_MAPREG_MEM64_ADDR_MASK)
|
|
#define PCI_MAPREG_MEM64_SIZE(mr) \
|
|
(PCI_MAPREG_MEM64_ADDR(mr) & -PCI_MAPREG_MEM64_ADDR(mr))
|
|
#define PCI_MAPREG_MEM64_ADDR_MASK 0xfffffffffffffff0ULL
|
|
|
|
#define PCI_MAPREG_IO_ADDR(mr) \
|
|
((mr) & PCI_MAPREG_IO_ADDR_MASK)
|
|
#define PCI_MAPREG_IO_SIZE(mr) \
|
|
(PCI_MAPREG_IO_ADDR(mr) & -PCI_MAPREG_IO_ADDR(mr))
|
|
#define PCI_MAPREG_IO_ADDR_MASK 0xfffffffc
|
|
|
|
/*
|
|
* Cardbus CIS pointer (PCI rev. 2.1)
|
|
*/
|
|
#define PCI_CARDBUS_CIS_REG 0x28
|
|
|
|
/*
|
|
* Subsystem identification register; contains a vendor ID and a device ID.
|
|
* Types/macros for PCI_ID_REG apply.
|
|
* (PCI rev. 2.1)
|
|
*/
|
|
#define PCI_SUBSYS_ID_REG 0x2c
|
|
|
|
/*
|
|
* capabilities link list (PCI rev. 2.2)
|
|
*/
|
|
#define PCI_CAPLISTPTR_REG 0x34 /* header type 0 */
|
|
#define PCI_CARDBUS_CAPLISTPTR_REG 0x14 /* header type 2 */
|
|
#define PCI_CAPLIST_PTR(cpr) ((cpr) & 0xff)
|
|
#define PCI_CAPLIST_NEXT(cr) (((cr) >> 8) & 0xff)
|
|
#define PCI_CAPLIST_CAP(cr) ((cr) & 0xff)
|
|
#define PCI_CAP_PWRMGMT 1
|
|
#define PCI_CAP_AGP 2
|
|
#define PCI_CAP_VPD 3
|
|
#define PCI_CAP_SLOTID 4
|
|
#define PCI_CAP_MBI 5
|
|
#define PCI_CAP_HOTSWAP 6
|
|
|
|
/*
|
|
* Power Management Control Status Register; access via capability pointer.
|
|
*/
|
|
|
|
#define PCI_PMCSR_STATE_MASK 0x03
|
|
#define PCI_PMCSR_STATE_D0 0x00
|
|
#define PCI_PMCSR_STATE_D1 0x01
|
|
#define PCI_PMCSR_STATE_D2 0x02
|
|
#define PCI_PMCSR_STATE_D3 0x03
|
|
|
|
/*
|
|
* Interrupt Configuration Register; contains interrupt pin and line.
|
|
*/
|
|
#define PCI_INTERRUPT_REG 0x3c
|
|
|
|
typedef u_int8_t pci_intr_pin_t;
|
|
typedef u_int8_t pci_intr_line_t;
|
|
|
|
#define PCI_INTERRUPT_PIN_SHIFT 8
|
|
#define PCI_INTERRUPT_PIN_MASK 0xff
|
|
#define PCI_INTERRUPT_PIN(icr) \
|
|
(((icr) >> PCI_INTERRUPT_PIN_SHIFT) & PCI_INTERRUPT_PIN_MASK)
|
|
|
|
#define PCI_INTERRUPT_LINE_SHIFT 0
|
|
#define PCI_INTERRUPT_LINE_MASK 0xff
|
|
#define PCI_INTERRUPT_LINE(icr) \
|
|
(((icr) >> PCI_INTERRUPT_LINE_SHIFT) & PCI_INTERRUPT_LINE_MASK)
|
|
|
|
#define PCI_INTERRUPT_PIN_NONE 0x00
|
|
#define PCI_INTERRUPT_PIN_A 0x01
|
|
#define PCI_INTERRUPT_PIN_B 0x02
|
|
#define PCI_INTERRUPT_PIN_C 0x03
|
|
#define PCI_INTERRUPT_PIN_D 0x04
|
|
#define PCI_INTERRUPT_PIN_MAX 0x04
|
|
|
|
#endif /* _DEV_PCI_PCIREG_H_ */
|