d4d49905dd
on the ALCOR2 and Pyxis. BWX is enabled iff: - It hasn't been disabled by the user (patch `cia_use_bwx' or build cia.o with the option "CIA_USE_BWX=0"), - it's enabled in CIA_CSR_CNFG, - we are running on an EV5-family processor, - BWX is in the processor's capabilities mask.
81 lines
2.3 KiB
C
81 lines
2.3 KiB
C
/* $NetBSD: ciavar.h,v 1.14 1998/06/04 21:34:46 thorpej Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
|
|
* All rights reserved.
|
|
*
|
|
* Author: Chris G. Demetriou
|
|
*
|
|
* Permission to use, copy, modify and distribute this software and
|
|
* its documentation is hereby granted, provided that both the copyright
|
|
* notice and this permission notice appear in all copies of the
|
|
* software, derivative works or modified versions, and any portions
|
|
* thereof, and that both notices appear in supporting documentation.
|
|
*
|
|
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
|
|
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
|
|
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
|
|
*
|
|
* Carnegie Mellon requests users of this software to return to
|
|
*
|
|
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
|
|
* School of Computer Science
|
|
* Carnegie Mellon University
|
|
* Pittsburgh PA 15213-3890
|
|
*
|
|
* any improvements or extensions that they make and grant Carnegie the
|
|
* rights to redistribute these changes.
|
|
*/
|
|
|
|
#include <dev/isa/isavar.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <alpha/pci/pci_sgmap_pte64.h>
|
|
|
|
/*
|
|
* A 21171 chipset's configuration.
|
|
*
|
|
* All of the information that the chipset-specific functions need to
|
|
* do their dirty work (and more!).
|
|
*/
|
|
struct cia_config {
|
|
int cc_initted;
|
|
|
|
struct alpha_bus_space cc_iot, cc_memt;
|
|
struct alpha_pci_chipset cc_pc;
|
|
|
|
struct alpha_bus_dma_tag cc_dmat_direct;
|
|
struct alpha_bus_dma_tag cc_dmat_sgmap;
|
|
|
|
struct alpha_sgmap cc_sgmap;
|
|
|
|
u_int32_t cc_hae_mem;
|
|
u_int32_t cc_hae_io;
|
|
|
|
u_int32_t cc_rev;
|
|
u_int32_t cc_cnfg;
|
|
|
|
int cc_flags;
|
|
|
|
#define CCF_ISPYXIS 0x01 /* chip is a 21174 Pyxis */
|
|
#define CCF_USEBWX 0x02 /* use BWX when possible */
|
|
|
|
struct extent *cc_io_ex, *cc_d_mem_ex, *cc_s_mem_ex;
|
|
int cc_mallocsafe;
|
|
};
|
|
|
|
struct cia_softc {
|
|
struct device sc_dev;
|
|
|
|
struct cia_config *sc_ccp;
|
|
};
|
|
|
|
void cia_init __P((struct cia_config *, int));
|
|
void cia_pci_init __P((pci_chipset_tag_t, void *));
|
|
void cia_dma_init __P((struct cia_config *));
|
|
|
|
void cia_bwx_bus_io_init __P((bus_space_tag_t, void *));
|
|
void cia_bwx_bus_mem_init __P((bus_space_tag_t, void *));
|
|
|
|
void cia_swiz_bus_io_init __P((bus_space_tag_t, void *));
|
|
void cia_swiz_bus_mem_init __P((bus_space_tag_t, void *));
|