Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
NetBSD/sys/dev/pci/cs4280.c

1582 lines
39 KiB
C
Raw Blame History

/* $NetBSD: cs4280.c,v 1.26 2003/05/03 18:11:33 wiz Exp $ */
/*
* Copyright (c) 1999, 2000 Tatoku Ogaito. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Tatoku Ogaito
* for the NetBSD Project.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* Cirrus Logic CS4280 (and maybe CS461x) driver.
* Data sheets can be found
* http://www.cirrus.com/ftp/pubs/4280.pdf
* http://www.cirrus.com/ftp/pubs/4297.pdf
* ftp://ftp.alsa-project.org/pub/manuals/cirrus/embedded_audio_spec.pdf
* ftp://ftp.alsa-project.org/pub/manuals/cirrus/embedded_audio_spec.doc
*
* Note: CS4610/CS4611 + CS423x ISA codec should be worked with
* wss* at pnpbios?
* or
* sb* at pnpbios?
* Since I could not find any documents on handling ISA codec,
* clcs does not support those chips.
*/
/*
* TODO
* Joystick support
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: cs4280.c,v 1.26 2003/05/03 18:11:33 wiz Exp $");
#include "midi.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/fcntl.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <sys/proc.h>
#include <sys/systm.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/cs4280reg.h>
#include <dev/pci/cs4280_image.h>
#include <dev/pci/cs428xreg.h>
#include <sys/audioio.h>
#include <dev/audio_if.h>
#include <dev/midi_if.h>
#include <dev/mulaw.h>
#include <dev/auconv.h>
#include <dev/ic/ac97reg.h>
#include <dev/ic/ac97var.h>
#include <dev/pci/cs428x.h>
#include <machine/bus.h>
#include <machine/bswap.h>
#define BA1READ4(sc, r) bus_space_read_4((sc)->ba1t, (sc)->ba1h, (r))
#define BA1WRITE4(sc, r, x) bus_space_write_4((sc)->ba1t, (sc)->ba1h, (r), (x))
/* IF functions for audio driver */
int cs4280_match(struct device *, struct cfdata *, void *);
void cs4280_attach(struct device *, struct device *, void *);
int cs4280_intr(void *);
int cs4280_query_encoding(void *, struct audio_encoding *);
int cs4280_set_params(void *, int, int, struct audio_params *, struct audio_params *);
int cs4280_halt_output(void *);
int cs4280_halt_input(void *);
int cs4280_getdev(void *, struct audio_device *);
int cs4280_trigger_output(void *, void *, void *, int, void (*)(void *),
void *, struct audio_params *);
int cs4280_trigger_input(void *, void *, void *, int, void (*)(void *),
void *, struct audio_params *);
void cs4280_reset_codec(void *);
/* For PowerHook */
void cs4280_power(int, void *);
/* Internal functions */
void cs4280_set_adc_rate(struct cs428x_softc *, int );
void cs4280_set_dac_rate(struct cs428x_softc *, int );
int cs4280_download(struct cs428x_softc *, const u_int32_t *, u_int32_t, u_int32_t);
int cs4280_download_image(struct cs428x_softc *);
void cs4280_reset(void *);
int cs4280_get_portnum_by_name(struct cs428x_softc *, char *, char *, char *);
int cs4280_init(struct cs428x_softc *, int);
void cs4280_clear_fifos(struct cs428x_softc *);
#if CS4280_DEBUG > 10
/* Thease two function is only for checking image loading is succeeded or not. */
int cs4280_check_images(struct cs428x_softc *);
int cs4280_checkimage(struct cs428x_softc *, u_int32_t *, u_int32_t, u_int32_t);
#endif
struct audio_hw_if cs4280_hw_if = {
cs428x_open,
cs428x_close,
NULL,
cs4280_query_encoding,
cs4280_set_params,
cs428x_round_blocksize,
NULL,
NULL,
NULL,
NULL,
NULL,
cs4280_halt_output,
cs4280_halt_input,
NULL,
cs4280_getdev,
NULL,
cs428x_mixer_set_port,
cs428x_mixer_get_port,
cs428x_query_devinfo,
cs428x_malloc,
cs428x_free,
cs428x_round_buffersize,
cs428x_mappage,
cs428x_get_props,
cs4280_trigger_output,
cs4280_trigger_input,
NULL,
};
#if NMIDI > 0
/* Midi Interface */
int cs4280_midi_open(void *, int, void (*)(void *, int),
void (*)(void *), void *);
void cs4280_midi_close(void*);
int cs4280_midi_output(void *, int);
void cs4280_midi_getinfo(void *, struct midi_info *);
struct midi_hw_if cs4280_midi_hw_if = {
cs4280_midi_open,
cs4280_midi_close,
cs4280_midi_output,
cs4280_midi_getinfo,
0,
};
#endif
CFATTACH_DECL(clcs, sizeof(struct cs428x_softc),
cs4280_match, cs4280_attach, NULL, NULL);
struct audio_device cs4280_device = {
"CS4280",
"",
"cs4280"
};
int
cs4280_match(parent, match, aux)
struct device *parent;
struct cfdata *match;
void *aux;
{
struct pci_attach_args *pa = (struct pci_attach_args *)aux;
if (PCI_VENDOR(pa->pa_id) != PCI_VENDOR_CIRRUS)
return 0;
if (PCI_PRODUCT(pa->pa_id) == PCI_PRODUCT_CIRRUS_CS4280
#if 0 /* I can't confirm */
|| PCI_PRODUCT(pa->pa_id) == PCI_PRODUCT_CIRRUS_CS4610
#endif
)
return 1;
return 0;
}
void
cs4280_attach(parent, self, aux)
struct device *parent;
struct device *self;
void *aux;
{
struct cs428x_softc *sc = (struct cs428x_softc *)self;
struct pci_attach_args *pa = (struct pci_attach_args *)aux;
pci_chipset_tag_t pc = pa->pa_pc;
char const *intrstr;
pci_intr_handle_t ih;
pcireg_t reg;
char devinfo[256];
mixer_ctrl_t ctl;
u_int32_t mem;
int pci_pwrmgmt_cap_reg, pci_pwrmgmt_csr_reg;
aprint_naive(": Audio controller\n");
pci_devinfo(pa->pa_id, pa->pa_class, 0, devinfo);
aprint_normal(": %s (rev. 0x%02x)\n", devinfo,
PCI_REVISION(pa->pa_class));
/* Map I/O register */
if (pci_mapreg_map(pa, PCI_BA0,
PCI_MAPREG_TYPE_MEM|PCI_MAPREG_MEM_TYPE_32BIT, 0,
&sc->ba0t, &sc->ba0h, NULL, NULL)) {
aprint_error("%s: can't map BA0 space\n", sc->sc_dev.dv_xname);
return;
}
if (pci_mapreg_map(pa, PCI_BA1,
PCI_MAPREG_TYPE_MEM|PCI_MAPREG_MEM_TYPE_32BIT, 0,
&sc->ba1t, &sc->ba1h, NULL, NULL)) {
aprint_error("%s: can't map BA1 space\n", sc->sc_dev.dv_xname);
return;
}
sc->sc_dmatag = pa->pa_dmat;
/* Check and set Power State */
if (pci_get_capability(pa->pa_pc, pa->pa_tag, PCI_CAP_PWRMGMT,
&pci_pwrmgmt_cap_reg, 0)) {
pci_pwrmgmt_csr_reg = pci_pwrmgmt_cap_reg + PCI_PMCSR;
reg = pci_conf_read(pa->pa_pc, pa->pa_tag,
pci_pwrmgmt_csr_reg);
DPRINTF(("%s: Power State is %d\n",
sc->sc_dev.dv_xname, reg & PCI_PMCSR_STATE_MASK));
if ((reg & PCI_PMCSR_STATE_MASK) != PCI_PMCSR_STATE_D0) {
pci_conf_write(pc, pa->pa_tag, pci_pwrmgmt_csr_reg,
(reg & ~PCI_PMCSR_STATE_MASK) |
PCI_PMCSR_STATE_D0);
}
}
/* Enable the device (set bus master flag) */
reg = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG);
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG,
reg | PCI_COMMAND_MASTER_ENABLE);
/* LATENCY_TIMER setting */
mem = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_BHLC_REG);
if ( PCI_LATTIMER(mem) < 32 ) {
mem &= 0xffff00ff;
mem |= 0x00002000;
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_BHLC_REG, mem);
}
/* Map and establish the interrupt. */
if (pci_intr_map(pa, &ih)) {
aprint_error("%s: couldn't map interrupt\n",
sc->sc_dev.dv_xname);
return;
}
intrstr = pci_intr_string(pc, ih);
sc->sc_ih = pci_intr_establish(pc, ih, IPL_AUDIO, cs4280_intr, sc);
if (sc->sc_ih == NULL) {
aprint_error("%s: couldn't establish interrupt",
sc->sc_dev.dv_xname);
if (intrstr != NULL)
aprint_normal(" at %s", intrstr);
aprint_normal("\n");
return;
}
aprint_normal("%s: interrupting at %s\n", sc->sc_dev.dv_xname, intrstr);
/* Initialization */
if(cs4280_init(sc, 1) != 0)
return;
sc->type = TYPE_CS4280;
sc->halt_input = cs4280_halt_input;
sc->halt_output = cs4280_halt_output;
/* setup buffer related parameters */
sc->dma_size = CS4280_DCHUNK;
sc->dma_align = CS4280_DALIGN;
sc->hw_blocksize = CS4280_ICHUNK;
/* AC 97 attachment */
sc->host_if.arg = sc;
sc->host_if.attach = cs428x_attach_codec;
sc->host_if.read = cs428x_read_codec;
sc->host_if.write = cs428x_write_codec;
sc->host_if.reset = cs4280_reset_codec;
if (ac97_attach(&sc->host_if) != 0) {
aprint_error("%s: ac97_attach failed\n", sc->sc_dev.dv_xname);
return;
}
/* Turn mute off of DAC, CD and master volumes by default */
ctl.type = AUDIO_MIXER_ENUM;
ctl.un.ord = 0; /* off */
ctl.dev = cs4280_get_portnum_by_name(sc, AudioCoutputs,
AudioNmaster, AudioNmute);
cs428x_mixer_set_port(sc, &ctl);
ctl.dev = cs4280_get_portnum_by_name(sc, AudioCinputs,
AudioNdac, AudioNmute);
cs428x_mixer_set_port(sc, &ctl);
ctl.dev = cs4280_get_portnum_by_name(sc, AudioCinputs,
AudioNcd, AudioNmute);
cs428x_mixer_set_port(sc, &ctl);
audio_attach_mi(&cs4280_hw_if, sc, &sc->sc_dev);
#if NMIDI > 0
midi_attach_mi(&cs4280_midi_hw_if, sc, &sc->sc_dev);
#endif
sc->sc_suspend = PWR_RESUME;
sc->sc_powerhook = powerhook_establish(cs4280_power, sc);
}
/* Interrupt handling function */
int
cs4280_intr(p)
void *p;
{
/*
* XXX
*
* Since CS4280 has only 4kB DMA buffer and
* interrupt occurs every 2kB block, I create dummy buffer
* which returns to audio driver and actual DMA buffer
* using in DMA transfer.
*
*
* ring buffer in audio.c is pointed by BUFADDR
* <------ ring buffer size == 64kB ------>
* <-----> blksize == 2048*(sc->sc_[pr]count) kB
* |= = = =|= = = =|= = = =|= = = =|= = = =|
* | | | | | | <- call audio_intp every
* sc->sc_[pr]_count time.
*
* actual DMA buffer is pointed by KERNADDR
* <-> DMA buffer size = 4kB
* |= =|
*
*
*/
struct cs428x_softc *sc = p;
u_int32_t intr, mem;
char * empty_dma;
int handled = 0;
/* grab interrupt register then clear it */
intr = BA0READ4(sc, CS4280_HISR);
BA0WRITE4(sc, CS4280_HICR, HICR_CHGM | HICR_IEV);
/* Playback Interrupt */
if (intr & HISR_PINT) {
handled = 1;
mem = BA1READ4(sc, CS4280_PFIE);
BA1WRITE4(sc, CS4280_PFIE, (mem & ~PFIE_PI_MASK) | PFIE_PI_DISABLE);
if (sc->sc_pintr) {
if ((sc->sc_pi%sc->sc_pcount) == 0)
sc->sc_pintr(sc->sc_parg);
} else {
printf("unexpected play intr\n");
}
/* copy buffer */
++sc->sc_pi;
empty_dma = sc->sc_pdma->addr;
if (sc->sc_pi&1)
empty_dma += sc->hw_blocksize;
memcpy(empty_dma, sc->sc_pn, sc->hw_blocksize);
sc->sc_pn += sc->hw_blocksize;
if (sc->sc_pn >= sc->sc_pe)
sc->sc_pn = sc->sc_ps;
BA1WRITE4(sc, CS4280_PFIE, mem);
}
/* Capture Interrupt */
if (intr & HISR_CINT) {
int i;
int16_t rdata;
handled = 1;
mem = BA1READ4(sc, CS4280_CIE);
BA1WRITE4(sc, CS4280_CIE, (mem & ~CIE_CI_MASK) | CIE_CI_DISABLE);
++sc->sc_ri;
empty_dma = sc->sc_rdma->addr;
if ((sc->sc_ri&1) == 0)
empty_dma += sc->hw_blocksize;
/*
* XXX
* I think this audio data conversion should be
* happend in upper layer, but I put this here
* since there is no conversion function available.
*/
switch(sc->sc_rparam) {
case CF_16BIT_STEREO:
/* just copy it */
memcpy(sc->sc_rn, empty_dma, sc->hw_blocksize);
sc->sc_rn += sc->hw_blocksize;
break;
case CF_16BIT_MONO:
for (i = 0; i < 512; i++) {
rdata = *((int16_t *)empty_dma)++>>1;
rdata += *((int16_t *)empty_dma)++>>1;
*((int16_t *)sc->sc_rn)++ = rdata;
}
break;
case CF_8BIT_STEREO:
for (i = 0; i < 512; i++) {
rdata = *((int16_t*)empty_dma)++;
*sc->sc_rn++ = rdata >> 8;
rdata = *((int16_t*)empty_dma)++;
*sc->sc_rn++ = rdata >> 8;
}
break;
case CF_8BIT_MONO:
for (i = 0; i < 512; i++) {
rdata = *((int16_t*)empty_dma)++ >>1;
rdata += *((int16_t*)empty_dma)++ >>1;
*sc->sc_rn++ = rdata >>8;
}
break;
default:
/* Should not reach here */
printf("unknown sc->sc_rparam: %d\n", sc->sc_rparam);
}
if (sc->sc_rn >= sc->sc_re)
sc->sc_rn = sc->sc_rs;
BA1WRITE4(sc, CS4280_CIE, mem);
if (sc->sc_rintr) {
if ((sc->sc_ri%(sc->sc_rcount)) == 0)
sc->sc_rintr(sc->sc_rarg);
} else {
printf("unexpected record intr\n");
}
}
#if NMIDI > 0
/* Midi port Interrupt */
if (intr & HISR_MIDI) {
int data;
handled = 1;
DPRINTF(("i: %d: ",
BA0READ4(sc, CS4280_MIDSR)));
/* Read the received data */
while ((sc->sc_iintr != NULL) &&
((BA0READ4(sc, CS4280_MIDSR) & MIDSR_RBE) == 0)) {
data = BA0READ4(sc, CS4280_MIDRP) & MIDRP_MASK;
DPRINTF(("r:%x\n",data));
sc->sc_iintr(sc->sc_arg, data);
}
/* Write the data */
#if 1
/* XXX:
* It seems "Transmit Buffer Full" never activate until EOI
* is deliverd. Shall I throw EOI top of this routine ?
*/
if ((BA0READ4(sc, CS4280_MIDSR) & MIDSR_TBF) == 0) {
DPRINTF(("w: "));
if (sc->sc_ointr != NULL)
sc->sc_ointr(sc->sc_arg);
}
#else
while ((sc->sc_ointr != NULL) &&
((BA0READ4(sc, CS4280_MIDSR) & MIDSR_TBF) == 0)) {
DPRINTF(("w: "));
sc->sc_ointr(sc->sc_arg);
}
#endif
DPRINTF(("\n"));
}
#endif
return handled;
}
int
cs4280_query_encoding(addr, fp)
void *addr;
struct audio_encoding *fp;
{
switch (fp->index) {
case 0:
strcpy(fp->name, AudioEulinear);
fp->encoding = AUDIO_ENCODING_ULINEAR;
fp->precision = 8;
fp->flags = 0;
break;
case 1:
strcpy(fp->name, AudioEmulaw);
fp->encoding = AUDIO_ENCODING_ULAW;
fp->precision = 8;
fp->flags = AUDIO_ENCODINGFLAG_EMULATED;
break;
case 2:
strcpy(fp->name, AudioEalaw);
fp->encoding = AUDIO_ENCODING_ALAW;
fp->precision = 8;
fp->flags = AUDIO_ENCODINGFLAG_EMULATED;
break;
case 3:
strcpy(fp->name, AudioEslinear);
fp->encoding = AUDIO_ENCODING_SLINEAR;
fp->precision = 8;
fp->flags = 0;
break;
case 4:
strcpy(fp->name, AudioEslinear_le);
fp->encoding = AUDIO_ENCODING_SLINEAR_LE;
fp->precision = 16;
fp->flags = 0;
break;
case 5:
strcpy(fp->name, AudioEulinear_le);
fp->encoding = AUDIO_ENCODING_ULINEAR_LE;
fp->precision = 16;
fp->flags = 0;
break;
case 6:
strcpy(fp->name, AudioEslinear_be);
fp->encoding = AUDIO_ENCODING_SLINEAR_BE;
fp->precision = 16;
fp->flags = 0;
break;
case 7:
strcpy(fp->name, AudioEulinear_be);
fp->encoding = AUDIO_ENCODING_ULINEAR_BE;
fp->precision = 16;
fp->flags = 0;
break;
default:
return EINVAL;
}
return 0;
}
int
cs4280_set_params(addr, setmode, usemode, play, rec)
void *addr;
int setmode, usemode;
struct audio_params *play, *rec;
{
struct cs428x_softc *sc = addr;
struct audio_params *p;
int mode;
for (mode = AUMODE_RECORD; mode != -1;
mode = mode == AUMODE_RECORD ? AUMODE_PLAY : -1 ) {
if ((setmode & mode) == 0)
continue;
p = mode == AUMODE_PLAY ? play : rec;
if (p == play) {
DPRINTFN(5,("play: sample=%ld precision=%d channels=%d\n",
p->sample_rate, p->precision, p->channels));
/* play back data format may be 8- or 16-bit and
* either stereo or mono.
* playback rate may range from 8000Hz to 48000Hz
*/
if (p->sample_rate < 8000 || p->sample_rate > 48000 ||
(p->precision != 8 && p->precision != 16) ||
(p->channels != 1 && p->channels != 2) ) {
return EINVAL;
}
} else {
DPRINTFN(5,("rec: sample=%ld precision=%d channels=%d\n",
p->sample_rate, p->precision, p->channels));
/* capture data format must be 16bit stereo
* and sample rate range from 11025Hz to 48000Hz.
*
* XXX: it looks like to work with 8000Hz,
* although data sheets say lower limit is
* 11025 Hz.
*/
if (p->sample_rate < 8000 || p->sample_rate > 48000 ||
(p->precision != 8 && p->precision != 16) ||
(p->channels != 1 && p->channels != 2) ) {
return EINVAL;
}
}
p->factor = 1;
p->sw_code = 0;
/* capturing data is slinear */
switch (p->encoding) {
case AUDIO_ENCODING_SLINEAR_BE:
if (mode == AUMODE_RECORD) {
if (p->precision == 16)
p->sw_code = swap_bytes;
}
break;
case AUDIO_ENCODING_SLINEAR_LE:
break;
case AUDIO_ENCODING_ULINEAR_BE:
if (mode == AUMODE_RECORD) {
if (p->precision == 16)
p->sw_code = change_sign16_swap_bytes_le;
else
p->sw_code = change_sign8;
}
break;
case AUDIO_ENCODING_ULINEAR_LE:
if (mode == AUMODE_RECORD) {
if (p->precision == 16)
p->sw_code = change_sign16_le;
else
p->sw_code = change_sign8;
}
break;
case AUDIO_ENCODING_ULAW:
if (mode == AUMODE_PLAY) {
p->factor = 2;
p->sw_code = mulaw_to_slinear16_le;
} else {
p->sw_code = slinear8_to_mulaw;
}
break;
case AUDIO_ENCODING_ALAW:
if (mode == AUMODE_PLAY) {
p->factor = 2;
p->sw_code = alaw_to_slinear16_le;
} else {
p->sw_code = slinear8_to_alaw;
}
break;
default:
return EINVAL;
}
}
/* set sample rate */
cs4280_set_dac_rate(sc, play->sample_rate);
cs4280_set_adc_rate(sc, rec->sample_rate);
return 0;
}
int
cs4280_halt_output(addr)
void *addr;
{
struct cs428x_softc *sc = addr;
u_int32_t mem;
mem = BA1READ4(sc, CS4280_PCTL);
BA1WRITE4(sc, CS4280_PCTL, mem & ~PCTL_MASK);
sc->sc_prun = 0;
return 0;
}
int
cs4280_halt_input(addr)
void *addr;
{
struct cs428x_softc *sc = addr;
u_int32_t mem;
mem = BA1READ4(sc, CS4280_CCTL);
BA1WRITE4(sc, CS4280_CCTL, mem & ~CCTL_MASK);
sc->sc_rrun = 0;
return 0;
}
int
cs4280_getdev(addr, retp)
void *addr;
struct audio_device *retp;
{
*retp = cs4280_device;
return 0;
}
int
cs4280_trigger_output(addr, start, end, blksize, intr, arg, param)
void *addr;
void *start, *end;
int blksize;
void (*intr) __P((void *));
void *arg;
struct audio_params *param;
{
struct cs428x_softc *sc = addr;
u_int32_t pfie, pctl, pdtc;
struct cs428x_dma *p;
#ifdef DIAGNOSTIC
if (sc->sc_prun)
printf("cs4280_trigger_output: already running\n");
#endif
sc->sc_prun = 1;
DPRINTF(("cs4280_trigger_output: sc=%p start=%p end=%p "
"blksize=%d intr=%p(%p)\n", addr, start, end, blksize, intr, arg));
sc->sc_pintr = intr;
sc->sc_parg = arg;
/* stop playback DMA */
BA1WRITE4(sc, CS4280_PCTL, BA1READ4(sc, CS4280_PCTL) & ~PCTL_MASK);
/* setup PDTC */
pdtc = BA1READ4(sc, CS4280_PDTC);
pdtc &= ~PDTC_MASK;
pdtc |= CS4280_MK_PDTC(param->precision * param->channels);
BA1WRITE4(sc, CS4280_PDTC, pdtc);
DPRINTF(("param: precision=%d factor=%d channels=%d encoding=%d\n",
param->precision, param->factor, param->channels,
param->encoding));
for (p = sc->sc_dmas; p != NULL && BUFADDR(p) != start; p = p->next)
;
if (p == NULL) {
printf("cs4280_trigger_output: bad addr %p\n", start);
return EINVAL;
}
if (DMAADDR(p) % sc->dma_align != 0 ) {
printf("cs4280_trigger_output: DMAADDR(p)=0x%lx does not start"
"4kB align\n", (ulong)DMAADDR(p));
return EINVAL;
}
sc->sc_pcount = blksize / sc->hw_blocksize; /* sc->hw_blocksize is fixed hardware blksize*/
sc->sc_ps = (char *)start;
sc->sc_pe = (char *)end;
sc->sc_pdma = p;
sc->sc_pbuf = KERNADDR(p);
sc->sc_pi = 0;
sc->sc_pn = sc->sc_ps;
if (blksize >= sc->dma_size) {
sc->sc_pn = sc->sc_ps + sc->dma_size;
memcpy(sc->sc_pbuf, start, sc->dma_size);
++sc->sc_pi;
} else {
sc->sc_pn = sc->sc_ps + sc->hw_blocksize;
memcpy(sc->sc_pbuf, start, sc->hw_blocksize);
}
/* initiate playback DMA */
BA1WRITE4(sc, CS4280_PBA, DMAADDR(p));
/* set PFIE */
pfie = BA1READ4(sc, CS4280_PFIE) & ~PFIE_MASK;
if (param->precision * param->factor == 8)
pfie |= PFIE_8BIT;
if (param->channels == 1)
pfie |= PFIE_MONO;
if (param->encoding == AUDIO_ENCODING_ULINEAR_BE ||
param->encoding == AUDIO_ENCODING_SLINEAR_BE)
pfie |= PFIE_SWAPPED;
if (param->encoding == AUDIO_ENCODING_ULINEAR_BE ||
param->encoding == AUDIO_ENCODING_ULINEAR_LE)
pfie |= PFIE_UNSIGNED;
BA1WRITE4(sc, CS4280_PFIE, pfie | PFIE_PI_ENABLE);
sc->sc_prate = param->sample_rate;
cs4280_set_dac_rate(sc, param->sample_rate);
pctl = BA1READ4(sc, CS4280_PCTL) & ~PCTL_MASK;
pctl |= sc->pctl;
BA1WRITE4(sc, CS4280_PCTL, pctl);
return 0;
}
int
cs4280_trigger_input(addr, start, end, blksize, intr, arg, param)
void *addr;
void *start, *end;
int blksize;
void (*intr) __P((void *));
void *arg;
struct audio_params *param;
{
struct cs428x_softc *sc = addr;
u_int32_t cctl, cie;
struct cs428x_dma *p;
#ifdef DIAGNOSTIC
if (sc->sc_rrun)
printf("cs4280_trigger_input: already running\n");
#endif
sc->sc_rrun = 1;
DPRINTF(("cs4280_trigger_input: sc=%p start=%p end=%p "
"blksize=%d intr=%p(%p)\n", addr, start, end, blksize, intr, arg));
sc->sc_rintr = intr;
sc->sc_rarg = arg;
/* stop capture DMA */
BA1WRITE4(sc, CS4280_CCTL, BA1READ4(sc, CS4280_CCTL) & ~CCTL_MASK);
for (p = sc->sc_dmas; p && BUFADDR(p) != start; p = p->next)
;
if (p == NULL) {
printf("cs4280_trigger_input: bad addr %p\n", start);
return EINVAL;
}
if (DMAADDR(p) % sc->dma_align != 0) {
printf("cs4280_trigger_input: DMAADDR(p)=0x%lx does not start"
"4kB align\n", (ulong)DMAADDR(p));
return EINVAL;
}
sc->sc_rcount = blksize / sc->hw_blocksize; /* sc->hw_blocksize is fixed hardware blksize*/
sc->sc_rs = (char *)start;
sc->sc_re = (char *)end;
sc->sc_rdma = p;
sc->sc_rbuf = KERNADDR(p);
sc->sc_ri = 0;
sc->sc_rn = sc->sc_rs;
/* initiate capture DMA */
BA1WRITE4(sc, CS4280_CBA, DMAADDR(p));
/* setup format information for internal converter */
sc->sc_rparam = 0;
if (param->precision == 8) {
sc->sc_rparam += CF_8BIT;
sc->sc_rcount <<= 1;
}
if (param->channels == 1) {
sc->sc_rparam += CF_MONO;
sc->sc_rcount <<= 1;
}
/* set CIE */
cie = BA1READ4(sc, CS4280_CIE) & ~CIE_CI_MASK;
BA1WRITE4(sc, CS4280_CIE, cie | CIE_CI_ENABLE);
sc->sc_rrate = param->sample_rate;
cs4280_set_adc_rate(sc, param->sample_rate);
cctl = BA1READ4(sc, CS4280_CCTL) & ~CCTL_MASK;
cctl |= sc->cctl;
BA1WRITE4(sc, CS4280_CCTL, cctl);
return 0;
}
/* Power Hook */
void
cs4280_power(why, v)
int why;
void *v;
{
struct cs428x_softc *sc = (struct cs428x_softc *)v;
static u_int32_t pctl = 0, pba = 0, pfie = 0, pdtc = 0;
static u_int32_t cctl = 0, cba = 0, cie = 0;
DPRINTF(("%s: cs4280_power why=%d\n",
sc->sc_dev.dv_xname, why));
switch (why) {
case PWR_SUSPEND:
case PWR_STANDBY:
sc->sc_suspend = why;
/* save current playback status */
if ( sc->sc_prun ) {
pctl = BA1READ4(sc, CS4280_PCTL);
pfie = BA1READ4(sc, CS4280_PFIE);
pba = BA1READ4(sc, CS4280_PBA);
pdtc = BA1READ4(sc, CS4280_PDTC);
DPRINTF(("pctl=0x%08x pfie=0x%08x pba=0x%08x pdtc=0x%08x\n",
pctl, pfie, pba, pdtc));
}
/* save current capture status */
if ( sc->sc_rrun ) {
cctl = BA1READ4(sc, CS4280_CCTL);
cie = BA1READ4(sc, CS4280_CIE);
cba = BA1READ4(sc, CS4280_CBA);
DPRINTF(("cctl=0x%08x cie=0x%08x cba=0x%08x\n",
cctl, cie, cba));
}
/* Stop DMA */
BA1WRITE4(sc, CS4280_PCTL, pctl & ~PCTL_MASK);
BA1WRITE4(sc, CS4280_CCTL, BA1READ4(sc, CS4280_CCTL) & ~CCTL_MASK);
break;
case PWR_RESUME:
if (sc->sc_suspend == PWR_RESUME) {
printf("cs4280_power: odd, resume without suspend.\n");
sc->sc_suspend = why;
return;
}
sc->sc_suspend = why;
cs4280_init(sc, 0);
cs4280_reset_codec(sc);
/* restore ac97 registers */
(*sc->codec_if->vtbl->restore_ports)(sc->codec_if);
/* restore DMA related status */
if(sc->sc_prun) {
DPRINTF(("pctl=0x%08x pfie=0x%08x pba=0x%08x pdtc=0x%08x\n",
pctl, pfie, pba, pdtc));
cs4280_set_dac_rate(sc, sc->sc_prate);
BA1WRITE4(sc, CS4280_PDTC, pdtc);
BA1WRITE4(sc, CS4280_PBA, pba);
BA1WRITE4(sc, CS4280_PFIE, pfie);
BA1WRITE4(sc, CS4280_PCTL, pctl);
}
if (sc->sc_rrun) {
DPRINTF(("cctl=0x%08x cie=0x%08x cba=0x%08x\n",
cctl, cie, cba));
cs4280_set_adc_rate(sc, sc->sc_rrate);
BA1WRITE4(sc, CS4280_CBA, cba);
BA1WRITE4(sc, CS4280_CIE, cie);
BA1WRITE4(sc, CS4280_CCTL, cctl);
}
break;
case PWR_SOFTSUSPEND:
case PWR_SOFTSTANDBY:
case PWR_SOFTRESUME:
break;
}
}
/* control AC97 codec */
void
cs4280_reset_codec(void *addr)
{
struct cs428x_softc *sc;
int n;
sc = addr;
/* Reset codec */
BA0WRITE4(sc, CS428X_ACCTL, 0);
delay(100); /* delay 100us */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_RSTN);
/*
* It looks like we do the following procedure, too
*/
/* Enable AC-link sync generation */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_ESYN | ACCTL_RSTN);
delay(50*1000); /* XXX delay 50ms */
/* Assert valid frame signal */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_VFRM | ACCTL_ESYN | ACCTL_RSTN);
/* Wait for valid AC97 input slot */
n = 0;
while ((BA0READ4(sc, CS428X_ACISV) & (ACISV_ISV3 | ACISV_ISV4)) !=
(ACISV_ISV3 | ACISV_ISV4)) {
delay(1000);
if (++n > 1000) {
printf("reset_codec: AC97 inputs slot ready timeout\n");
return;
}
}
}
/* Internal functions */
void
cs4280_set_adc_rate(sc, rate)
struct cs428x_softc *sc;
int rate;
{
/* calculate capture rate:
*
* capture_coefficient_increment = -round(rate*128*65536/48000;
* capture_phase_increment = floor(48000*65536*1024/rate);
* cx = round(48000*65536*1024 - capture_phase_increment*rate);
* cy = floor(cx/200);
* capture_sample_rate_correction = cx - 200*cy;
* capture_delay = ceil(24*48000/rate);
* capture_num_triplets = floor(65536*rate/24000);
* capture_group_length = 24000/GCD(rate, 24000);
* where GCD means "Greatest Common Divisor".
*
* capture_coefficient_increment, capture_phase_increment and
* capture_num_triplets are 32-bit signed quantities.
* capture_sample_rate_correction and capture_group_length are
* 16-bit signed quantities.
* capture_delay is a 14-bit unsigned quantity.
*/
u_int32_t cci,cpi,cnt,cx,cy, tmp1;
u_int16_t csrc, cgl, cdlay;
/* XXX
* Even though, embedded_audio_spec says capture rate range 11025 to
* 48000, dhwiface.cpp says,
*
* "We can only decimate by up to a factor of 1/9th the hardware rate.
* Return an error if an attempt is made to stray outside that limit."
*
* so assume range as 48000/9 to 48000
*/
if (rate < 8000)
rate = 8000;
if (rate > 48000)
rate = 48000;
cx = rate << 16;
cci = cx / 48000;
cx -= cci * 48000;
cx <<= 7;
cci <<= 7;
cci += cx / 48000;
cci = - cci;
cx = 48000 << 16;
cpi = cx / rate;
cx -= cpi * rate;
cx <<= 10;
cpi <<= 10;
cy = cx / rate;
cpi += cy;
cx -= cy * rate;
cy = cx / 200;
csrc = cx - 200*cy;
cdlay = ((48000 * 24) + rate - 1) / rate;
#if 0
cdlay &= 0x3fff; /* make sure cdlay is 14-bit */
#endif
cnt = rate << 16;
cnt /= 24000;
cgl = 1;
for (tmp1 = 2; tmp1 <= 64; tmp1 *= 2) {
if (((rate / tmp1) * tmp1) != rate)
cgl *= 2;
}
if (((rate / 3) * 3) != rate)
cgl *= 3;
for (tmp1 = 5; tmp1 <= 125; tmp1 *= 5) {
if (((rate / tmp1) * tmp1) != rate)
cgl *= 5;
}
#if 0
/* XXX what manual says */
tmp1 = BA1READ4(sc, CS4280_CSRC) & ~CSRC_MASK;
tmp1 |= csrc<<16;
BA1WRITE4(sc, CS4280_CSRC, tmp1);
#else
/* suggested by cs461x.c (ALSA driver) */
BA1WRITE4(sc, CS4280_CSRC, CS4280_MK_CSRC(csrc, cy));
#endif
#if 0
/* I am confused. The sample rate calculation section says
* cci *is* 32-bit signed quantity but in the parameter description
* section, CCI only assigned 16bit.
* I believe size of the variable.
*/
tmp1 = BA1READ4(sc, CS4280_CCI) & ~CCI_MASK;
tmp1 |= cci<<16;
BA1WRITE4(sc, CS4280_CCI, tmp1);
#else
BA1WRITE4(sc, CS4280_CCI, cci);
#endif
tmp1 = BA1READ4(sc, CS4280_CD) & ~CD_MASK;
tmp1 |= cdlay <<18;
BA1WRITE4(sc, CS4280_CD, tmp1);
BA1WRITE4(sc, CS4280_CPI, cpi);
tmp1 = BA1READ4(sc, CS4280_CGL) & ~CGL_MASK;
tmp1 |= cgl;
BA1WRITE4(sc, CS4280_CGL, tmp1);
BA1WRITE4(sc, CS4280_CNT, cnt);
tmp1 = BA1READ4(sc, CS4280_CGC) & ~CGC_MASK;
tmp1 |= cgl;
BA1WRITE4(sc, CS4280_CGC, tmp1);
}
void
cs4280_set_dac_rate(sc, rate)
struct cs428x_softc *sc;
int rate;
{
/*
* playback rate may range from 8000Hz to 48000Hz
*
* play_phase_increment = floor(rate*65536*1024/48000)
* px = round(rate*65536*1024 - play_phase_incremnt*48000)
* py=floor(px/200)
* play_sample_rate_correction = px - 200*py
*
* play_phase_increment is a 32bit signed quantity.
* play_sample_rate_correction is a 16bit signed quantity.
*/
int32_t ppi;
int16_t psrc;
u_int32_t px, py;
if (rate < 8000)
rate = 8000;
if (rate > 48000)
rate = 48000;
px = rate << 16;
ppi = px/48000;
px -= ppi*48000;
ppi <<= 10;
px <<= 10;
py = px / 48000;
ppi += py;
px -= py*48000;
py = px/200;
px -= py*200;
psrc = px;
#if 0
/* what manual says */
px = BA1READ4(sc, CS4280_PSRC) & ~PSRC_MASK;
BA1WRITE4(sc, CS4280_PSRC,
( ((psrc<<16) & PSRC_MASK) | px ));
#else
/* suggested by cs461x.c (ALSA driver) */
BA1WRITE4(sc, CS4280_PSRC, CS4280_MK_PSRC(psrc,py));
#endif
BA1WRITE4(sc, CS4280_PPI, ppi);
}
/* Download Proceessor Code and Data image */
int
cs4280_download(sc, src, offset, len)
struct cs428x_softc *sc;
const u_int32_t *src;
u_int32_t offset, len;
{
u_int32_t ctr;
#if CS4280_DEBUG > 10
u_int32_t con, data;
u_int8_t c0,c1,c2,c3;
#endif
if ((offset&3) || (len&3))
return -1;
len /= sizeof(u_int32_t);
for (ctr = 0; ctr < len; ctr++) {
/* XXX:
* I cannot confirm this is the right thing or not
* on BIG-ENDIAN machines.
*/
BA1WRITE4(sc, offset+ctr*4, htole32(*(src+ctr)));
#if CS4280_DEBUG > 10
data = htole32(*(src+ctr));
c0 = bus_space_read_1(sc->ba1t, sc->ba1h, offset+ctr*4+0);
c1 = bus_space_read_1(sc->ba1t, sc->ba1h, offset+ctr*4+1);
c2 = bus_space_read_1(sc->ba1t, sc->ba1h, offset+ctr*4+2);
c3 = bus_space_read_1(sc->ba1t, sc->ba1h, offset+ctr*4+3);
con = ( (c3<<24) | (c2<<16) | (c1<<8) | c0 );
if (data != con ) {
printf("0x%06x: write=0x%08x read=0x%08x\n",
offset+ctr*4, data, con);
return -1;
}
#endif
}
return 0;
}
int
cs4280_download_image(sc)
struct cs428x_softc *sc;
{
int idx, err;
u_int32_t offset = 0;
err = 0;
for (idx = 0; idx < BA1_MEMORY_COUNT; ++idx) {
err = cs4280_download(sc, &BA1Struct.map[offset],
BA1Struct.memory[idx].offset,
BA1Struct.memory[idx].size);
if (err != 0) {
printf("%s: load_image failed at %d\n",
sc->sc_dev.dv_xname, idx);
return -1;
}
offset += BA1Struct.memory[idx].size / sizeof(u_int32_t);
}
return err;
}
/* Processor Soft Reset */
void
cs4280_reset(sc_)
void *sc_;
{
struct cs428x_softc *sc = sc_;
/* Set RSTSP bit in SPCR (also clear RUN, RUNFR, and DRQEN) */
BA1WRITE4(sc, CS4280_SPCR, SPCR_RSTSP);
delay(100);
/* Clear RSTSP bit in SPCR */
BA1WRITE4(sc, CS4280_SPCR, 0);
/* enable DMA reqest */
BA1WRITE4(sc, CS4280_SPCR, SPCR_DRQEN);
}
int
cs4280_get_portnum_by_name(sc, class, device, qualifier)
struct cs428x_softc *sc;
char *class, *device, *qualifier;
{
return (sc->codec_if->vtbl->get_portnum_by_name(sc->codec_if, class,
device, qualifier));
}
int
cs4280_init(sc, init)
struct cs428x_softc *sc;
int init;
{
int n;
u_int32_t mem;
/* Start PLL out in known state */
BA0WRITE4(sc, CS4280_CLKCR1, 0);
/* Start serial ports out in known state */
BA0WRITE4(sc, CS4280_SERMC1, 0);
/* Specify type of CODEC */
/* XXX should not be here */
#define SERACC_CODEC_TYPE_1_03
#ifdef SERACC_CODEC_TYPE_1_03
BA0WRITE4(sc, CS4280_SERACC, SERACC_HSP | SERACC_CTYPE_1_03); /* AC 97 1.03 */
#else
BA0WRITE4(sc, CS4280_SERACC, SERACC_HSP | SERACC_CTYPE_2_0); /* AC 97 2.0 */
#endif
/* Reset codec */
BA0WRITE4(sc, CS428X_ACCTL, 0);
delay(100); /* delay 100us */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_RSTN);
/* Enable AC-link sync generation */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_ESYN | ACCTL_RSTN);
delay(50*1000); /* delay 50ms */
/* Set the serial port timing configuration */
BA0WRITE4(sc, CS4280_SERMC1, SERMC1_PTC_AC97);
/* Setup clock control */
BA0WRITE4(sc, CS4280_PLLCC, PLLCC_CDR_STATE|PLLCC_LPF_STATE);
BA0WRITE4(sc, CS4280_PLLM, PLLM_STATE);
BA0WRITE4(sc, CS4280_CLKCR2, CLKCR2_PDIVS_8);
/* Power up the PLL */
BA0WRITE4(sc, CS4280_CLKCR1, CLKCR1_PLLP);
delay(50*1000); /* delay 50ms */
/* Turn on clock */
mem = BA0READ4(sc, CS4280_CLKCR1) | CLKCR1_SWCE;
BA0WRITE4(sc, CS4280_CLKCR1, mem);
/* Set the serial port FIFO pointer to the
* first sample in FIFO. (not documented) */
cs4280_clear_fifos(sc);
#if 0
/* Set the serial port FIFO pointer to the first sample in the FIFO */
BA0WRITE4(sc, CS4280_SERBSP, 0);
#endif
/* Configure the serial port */
BA0WRITE4(sc, CS4280_SERC1, SERC1_SO1EN | SERC1_SO1F_AC97);
BA0WRITE4(sc, CS4280_SERC2, SERC2_SI1EN | SERC2_SI1F_AC97);
BA0WRITE4(sc, CS4280_SERMC1, SERMC1_MSPE | SERMC1_PTC_AC97);
/* Wait for CODEC ready */
n = 0;
while ((BA0READ4(sc, CS428X_ACSTS) & ACSTS_CRDY) == 0) {
delay(125);
if (++n > 1000) {
printf("%s: codec ready timeout\n",
sc->sc_dev.dv_xname);
return(1);
}
}
/* Assert valid frame signal */
BA0WRITE4(sc, CS428X_ACCTL, ACCTL_VFRM | ACCTL_ESYN | ACCTL_RSTN);
/* Wait for valid AC97 input slot */
n = 0;
while ((BA0READ4(sc, CS428X_ACISV) & (ACISV_ISV3 | ACISV_ISV4)) !=
(ACISV_ISV3 | ACISV_ISV4)) {
delay(1000);
if (++n > 1000) {
printf("AC97 inputs slot ready timeout\n");
return(1);
}
}
/* Set AC97 output slot valid signals */
BA0WRITE4(sc, CS428X_ACOSV, ACOSV_SLV3 | ACOSV_SLV4);
/* reset the processor */
cs4280_reset(sc);
/* Download the image to the processor */
if (cs4280_download_image(sc) != 0) {
printf("%s: image download error\n", sc->sc_dev.dv_xname);
return(1);
}
/* Save playback parameter and then write zero.
* this ensures that DMA doesn't immediately occur upon
* starting the processor core
*/
mem = BA1READ4(sc, CS4280_PCTL);
sc->pctl = mem & PCTL_MASK; /* save startup value */
BA1WRITE4(sc, CS4280_PCTL, mem & ~PCTL_MASK);
if (init != 0)
sc->sc_prun = 0;
/* Save capture parameter and then write zero.
* this ensures that DMA doesn't immediately occur upon
* starting the processor core
*/
mem = BA1READ4(sc, CS4280_CCTL);
sc->cctl = mem & CCTL_MASK; /* save startup value */
BA1WRITE4(sc, CS4280_CCTL, mem & ~CCTL_MASK);
if (init != 0)
sc->sc_rrun = 0;
/* Processor Startup Procedure */
BA1WRITE4(sc, CS4280_FRMT, FRMT_FTV);
BA1WRITE4(sc, CS4280_SPCR, SPCR_RUN | SPCR_RUNFR | SPCR_DRQEN);
/* Monitor RUNFR bit in SPCR for 1 to 0 transition */
n = 0;
while (BA1READ4(sc, CS4280_SPCR) & SPCR_RUNFR) {
delay(10);
if (++n > 1000) {
printf("SPCR 1->0 transition timeout\n");
return(1);
}
}
n = 0;
while (!(BA1READ4(sc, CS4280_SPCS) & SPCS_SPRUN)) {
delay(10);
if (++n > 1000) {
printf("SPCS 0->1 transition timeout\n");
return(1);
}
}
/* Processor is now running !!! */
/* Setup volume */
BA1WRITE4(sc, CS4280_PVOL, 0x80008000);
BA1WRITE4(sc, CS4280_CVOL, 0x80008000);
/* Interrupt enable */
BA0WRITE4(sc, CS4280_HICR, HICR_IEV|HICR_CHGM);
/* playback interrupt enable */
mem = BA1READ4(sc, CS4280_PFIE) & ~PFIE_PI_MASK;
mem |= PFIE_PI_ENABLE;
BA1WRITE4(sc, CS4280_PFIE, mem);
/* capture interrupt enable */
mem = BA1READ4(sc, CS4280_CIE) & ~CIE_CI_MASK;
mem |= CIE_CI_ENABLE;
BA1WRITE4(sc, CS4280_CIE, mem);
#if NMIDI > 0
/* Reset midi port */
mem = BA0READ4(sc, CS4280_MIDCR) & ~MIDCR_MASK;
BA0WRITE4(sc, CS4280_MIDCR, mem | MIDCR_MRST);
DPRINTF(("midi reset: 0x%x\n", BA0READ4(sc, CS4280_MIDCR)));
/* midi interrupt enable */
mem |= MIDCR_TXE | MIDCR_RXE | MIDCR_RIE | MIDCR_TIE;
BA0WRITE4(sc, CS4280_MIDCR, mem);
#endif
return(0);
}
void
cs4280_clear_fifos(sc)
struct cs428x_softc *sc;
{
int pd = 0, cnt, n;
u_int32_t mem;
/*
* If device power down, power up the device and keep power down
* state.
*/
mem = BA0READ4(sc, CS4280_CLKCR1);
if (!(mem & CLKCR1_SWCE)) {
printf("cs4280_clear_fifo: power down found.\n");
BA0WRITE4(sc, CS4280_CLKCR1, mem | CLKCR1_SWCE);
pd = 1;
}
BA0WRITE4(sc, CS4280_SERBWP, 0);
for (cnt = 0; cnt < 256; cnt++) {
n = 0;
while (BA0READ4(sc, CS4280_SERBST) & SERBST_WBSY) {
delay(1000);
if (++n > 1000) {
printf("clear_fifo: fist timeout cnt=%d\n", cnt);
break;
}
}
BA0WRITE4(sc, CS4280_SERBAD, cnt);
BA0WRITE4(sc, CS4280_SERBCM, SERBCM_WRC);
}
if (pd)
BA0WRITE4(sc, CS4280_CLKCR1, mem);
}
#if NMIDI > 0
int
cs4280_midi_open(addr, flags, iintr, ointr, arg)
void *addr;
int flags;
void (*iintr)__P((void *, int));
void (*ointr)__P((void *));
void *arg;
{
struct cs428x_softc *sc = addr;
u_int32_t mem;
DPRINTF(("midi_open\n"));
sc->sc_iintr = iintr;
sc->sc_ointr = ointr;
sc->sc_arg = arg;
/* midi interrupt enable */
mem = BA0READ4(sc, CS4280_MIDCR) & ~MIDCR_MASK;
mem |= MIDCR_TXE | MIDCR_RXE | MIDCR_RIE | MIDCR_TIE | MIDCR_MLB;
BA0WRITE4(sc, CS4280_MIDCR, mem);
#ifdef CS4280_DEBUG
if (mem != BA0READ4(sc, CS4280_MIDCR)) {
DPRINTF(("midi_open: MIDCR=%d\n", BA0READ4(sc, CS4280_MIDCR)));
return(EINVAL);
}
DPRINTF(("MIDCR=0x%x\n", BA0READ4(sc, CS4280_MIDCR)));
#endif
return 0;
}
void
cs4280_midi_close(addr)
void *addr;
{
struct cs428x_softc *sc = addr;
u_int32_t mem;
DPRINTF(("midi_close\n"));
tsleep(sc, PWAIT, "cs0clm", hz/10); /* give uart a chance to drain */
mem = BA0READ4(sc, CS4280_MIDCR);
mem &= ~MIDCR_MASK;
BA0WRITE4(sc, CS4280_MIDCR, mem);
sc->sc_iintr = 0;
sc->sc_ointr = 0;
}
int
cs4280_midi_output(addr, d)
void *addr;
int d;
{
struct cs428x_softc *sc = addr;
u_int32_t mem;
int x;
for (x = 0; x != MIDI_BUSY_WAIT; x++) {
if ((BA0READ4(sc, CS4280_MIDSR) & MIDSR_TBF) == 0) {
mem = BA0READ4(sc, CS4280_MIDWP) & ~MIDWP_MASK;
mem |= d & MIDWP_MASK;
DPRINTFN(5,("midi_output d=0x%08x",d));
BA0WRITE4(sc, CS4280_MIDWP, mem);
#ifdef DIAGNOSTIC
if (mem != BA0READ4(sc, CS4280_MIDWP)) {
DPRINTF(("Bad write data: %d %d",
mem, BA0READ4(sc, CS4280_MIDWP)));
return(EIO);
}
#endif
return 0;
}
delay(MIDI_BUSY_DELAY);
}
return (EIO);
}
void
cs4280_midi_getinfo(addr, mi)
void *addr;
struct midi_info *mi;
{
mi->name = "CS4280 MIDI UART";
mi->props = MIDI_PROP_CAN_INPUT | MIDI_PROP_OUT_INTR;
}
#endif
/* DEBUG functions */
#if CS4280_DEBUG > 10
int
cs4280_checkimage(sc, src, offset, len)
struct cs428x_softc *sc;
u_int32_t *src;
u_int32_t offset, len;
{
u_int32_t ctr, data;
int err = 0;
if ((offset&3) || (len&3))
return -1;
len /= sizeof(u_int32_t);
for (ctr = 0; ctr < len; ctr++) {
/* I cannot confirm this is the right thing
* on BIG-ENDIAN machines
*/
data = BA1READ4(sc, offset+ctr*4);
if (data != htole32(*(src+ctr))) {
printf("0x%06x: 0x%08x(0x%08x)\n",
offset+ctr*4, data, *(src+ctr));
*(src+ctr) = data;
++err;
}
}
return err;
}
int
cs4280_check_images(sc)
struct cs428x_softc *sc;
{
int idx, err;
u_int32_t offset = 0;
err = 0;
/*for (idx=0; idx < BA1_MEMORY_COUNT; ++idx) { */
for (idx = 0; idx < 1; ++idx) {
err = cs4280_checkimage(sc, &BA1Struct.map[offset],
BA1Struct.memory[idx].offset,
BA1Struct.memory[idx].size);
if (err != 0) {
printf("%s: check_image failed at %d\n",
sc->sc_dev.dv_xname, idx);
}
offset += BA1Struct.memory[idx].size / sizeof(u_int32_t);
}
return err;
}
#endif
Reference in New Issue View Git Blame Copy Permalink