454af1c0e8
There are still about 1600 left, but they have ',' or /* ... */ in the actual variable definitions - which my awk script doesn't handle. There are also many that need () -> (void). (The script does handle misordered arguments.)
194 lines
6.6 KiB
C
194 lines
6.6 KiB
C
/* $NetBSD: ixp12x0.c,v 1.15 2009/03/14 15:36:02 dsl Exp $ */
|
|
/*
|
|
* Copyright (c) 2002, 2003
|
|
* Ichiro FUKUHARA <ichiro@ichiro.org>.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Ichiro FUKUHARA.
|
|
* 4. The name of the company nor the name of the author may be used to
|
|
* endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY ICHIRO FUKUHARA ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL ICHIRO FUKUHARA OR THE VOICES IN HIS HEAD BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__KERNEL_RCSID(0, "$NetBSD: ixp12x0.c,v 1.15 2009/03/14 15:36:02 dsl Exp $");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/device.h>
|
|
#include <uvm/uvm.h>
|
|
|
|
#include <machine/bus.h>
|
|
|
|
#include <arm/ixp12x0/ixp12x0reg.h>
|
|
#include <arm/ixp12x0/ixp12x0var.h>
|
|
#include <arm/ixp12x0/ixp12x0_pcireg.h>
|
|
|
|
static struct ixp12x0_softc *ixp12x0_softc;
|
|
|
|
void
|
|
ixp12x0_attach(struct ixp12x0_softc *sc)
|
|
{
|
|
struct pcibus_attach_args pba;
|
|
pcireg_t reg;
|
|
|
|
ixp12x0_softc = sc;
|
|
|
|
printf("\n");
|
|
|
|
sc->sc_iot = &ixp12x0_bs_tag;
|
|
|
|
/*
|
|
* Mapping for PCI Configuration Spase Registers
|
|
*/
|
|
if (bus_space_map(sc->sc_iot, IXP12X0_PCI_HWBASE, IXP12X0_PCI_SIZE,
|
|
0, &sc->sc_pci_ioh))
|
|
panic("%s: unable to map PCI registers", sc->sc_dev.dv_xname);
|
|
if (bus_space_map(sc->sc_iot, IXP12X0_PCI_TYPE0_HWBASE,
|
|
IXP12X0_PCI_TYPE0_SIZE, 0, &sc->sc_conf0_ioh))
|
|
panic("%s: unable to map PCI Configutation 0\n",
|
|
sc->sc_dev.dv_xname);
|
|
if (bus_space_map(sc->sc_iot, IXP12X0_PCI_TYPE1_HWBASE,
|
|
IXP12X0_PCI_TYPE0_SIZE, 1, &sc->sc_conf1_ioh))
|
|
panic("%s: unable to map PCI Configutation 1\n",
|
|
sc->sc_dev.dv_xname);
|
|
|
|
/*
|
|
* PCI bus reset
|
|
*/
|
|
/* disable PCI command */
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
PCI_COMMAND_STATUS_REG, 0xffff0000);
|
|
/* XXX assert PCI reset Mode */
|
|
reg = bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL) &~ SA_CONTROL_PNR;
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL, reg);
|
|
DELAY(10);
|
|
|
|
/* XXX Disable door bell and outbound interrupt */
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
PCI_CAP_PTR, 0xc);
|
|
/* Disable door bell int to PCI */
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
DBELL_PCI_MASK, 0x0);
|
|
/* Disable door bell int to SA-core */
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
DBELL_SA_MASK, 0x0);
|
|
|
|
/* We setup a 1:1 memory map of bus<->physical addresses */
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
PCI_ADDR_EXT,
|
|
PCI_ADDR_EXT_PMSA(IXP12X0_PCI_MEM_HWBASE));
|
|
|
|
/* XXX Negate PCI reset */
|
|
reg = bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL) | SA_CONTROL_PNR;
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL, reg);
|
|
DELAY(10);
|
|
/*
|
|
* specify window size of memory access and SDRAM.
|
|
*/
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_MEM_BAR,
|
|
IXP1200_PCI_MEM_BAR & IXP_PCI_MEM_BAR_MASK);
|
|
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_IO_BAR,
|
|
IXP1200_PCI_IO_BAR & IXP_PCI_IO_BAR_MASK);
|
|
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_DRAM_BAR,
|
|
IXP1200_PCI_DRAM_BAR & IXP_PCI_DRAM_BAR_MASK);
|
|
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
CSR_BASE_ADDR_MASK, CSR_BASE_ADDR_MASK_1M);
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
DRAM_BASE_ADDR_MASK, DRAM_BASE_ADDR_MASK_256MB);
|
|
|
|
#ifdef PCI_DEBUG
|
|
printf("IXP_PCI_MEM_BAR = 0x%08x\nIXP_PCI_IO_BAR = 0x%08x\nIXP_PCI_DRAM_BAR = 0x%08x\nPCI_ADDR_EXT = 0x%08x\nCSR_BASE_ADDR_MASK = 0x%08x\nDRAM_BASE_ADDR_MASK = 0x%08x\n",
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_MEM_BAR),
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_IO_BAR),
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, IXP_PCI_DRAM_BAR),
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, PCI_ADDR_EXT),
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, CSR_BASE_ADDR_MASK),
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, DRAM_BASE_ADDR_MASK));
|
|
#endif
|
|
/* Initialize complete */
|
|
reg = bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL) | 0x1;
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
SA_CONTROL, reg);
|
|
#ifdef PCI_DEBUG
|
|
printf("SA_CONTROL = 0x%08x\n",
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, SA_CONTROL));
|
|
#endif
|
|
/*
|
|
* Enable bus mastering and I/O,memory access
|
|
*/
|
|
/* host only */
|
|
reg = bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
PCI_COMMAND_STATUS_REG) |
|
|
PCI_COMMAND_IO_ENABLE | PCI_COMMAND_MEM_ENABLE |
|
|
PCI_COMMAND_PARITY_ENABLE | PCI_COMMAND_SERR_ENABLE |
|
|
PCI_COMMAND_MASTER_ENABLE | PCI_COMMAND_INVALIDATE_ENABLE;
|
|
bus_space_write_4(sc->sc_iot, sc->sc_pci_ioh,
|
|
PCI_COMMAND_STATUS_REG, reg);
|
|
#ifdef PCI_DEBUG
|
|
printf("PCI_COMMAND_STATUS_REG = 0x%08x\n",
|
|
bus_space_read_4(sc->sc_iot, sc->sc_pci_ioh, PCI_COMMAND_STATUS_REG));
|
|
#endif
|
|
/*
|
|
* Initialize the PCI chipset tag.
|
|
*/
|
|
ixp12x0_pci_init(&sc->ia_pci_chipset, sc);
|
|
|
|
/*
|
|
* Initialize the DMA tags.
|
|
*/
|
|
ixp12x0_pci_dma_init(sc);
|
|
|
|
/*
|
|
* Attach the PCI bus.
|
|
*/
|
|
pba.pba_pc = &sc->ia_pci_chipset;
|
|
pba.pba_iot = &ixp12x0_bs_tag;
|
|
pba.pba_memt = &ixp12x0_bs_tag;
|
|
pba.pba_dmat = &sc->ia_pci_dmat;
|
|
pba.pba_dmat64 = NULL;
|
|
pba.pba_bus = 0; /* bus number = 0 */
|
|
pba.pba_intrswiz = 0; /* XXX */
|
|
pba.pba_intrtag = 0;
|
|
pba.pba_flags = PCI_FLAGS_IO_ENABLED | PCI_FLAGS_MEM_ENABLED |
|
|
PCI_FLAGS_MRL_OKAY | PCI_FLAGS_MRM_OKAY | PCI_FLAGS_MWI_OKAY;
|
|
(void) config_found_ia(&sc->sc_dev, "pcibus", &pba, pcibusprint);
|
|
}
|
|
|
|
void
|
|
ixp12x0_reset(void)
|
|
{
|
|
bus_space_write_4(ixp12x0_softc->sc_iot, ixp12x0_softc->sc_pci_ioh,
|
|
IXPPCI_IXP1200_RESET, RESET_FULL);
|
|
}
|