238 lines
7.2 KiB
C
238 lines
7.2 KiB
C
/* $NetBSD: cpu.h,v 1.13 1997/02/04 06:10:48 mark Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1994-1996 Mark Brinicombe.
|
|
* Copyright (c) 1994 Brini.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software written for Brini by Mark Brinicombe
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Brini.
|
|
* 4. The name of the company nor the name of the author may be used to
|
|
* endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY BRINI ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* RiscBSD kernel project
|
|
*
|
|
* cpu.h
|
|
*
|
|
* CPU specific symbols
|
|
*
|
|
* Created : 18/09/94
|
|
*
|
|
* Based on kate/katelib/arm6.h
|
|
*/
|
|
|
|
#ifndef _ARM32_CPU_H_
|
|
#define _ARM32_CPU_H_
|
|
|
|
#ifndef _LOCORE
|
|
#include <machine/frame.h>
|
|
#endif /* !_LOCORE */
|
|
#include <machine/psl.h>
|
|
|
|
/*
|
|
* If we are not an ARM6 then we MUST use late aborts as only the ARM6
|
|
* supports early aborts.
|
|
* For the ARM6 we will use early abort unless otherwise configured
|
|
* This reduces the overheads of LDR/STR aborts and no correction is required.
|
|
*/
|
|
|
|
#if defined(CPU_ARM7) && !defined(CPU_LATE_ABORT)
|
|
#error "option CPU_LATE_ABORT is required for ARM7 configurations"
|
|
#endif
|
|
|
|
#if defined(CPU_ARM7500) && !defined(CPU_ARM7)
|
|
#error "option CPU_ARM7 is required with CPU_ARM7500"
|
|
#endif
|
|
|
|
#ifdef CPU_ARM7500
|
|
#ifdef CPU_ARM6
|
|
#error "CPU options CPU_ARM6 and CPU_ARM7500 are not compatible"
|
|
#endif
|
|
#ifdef CPU_ARM8
|
|
#error "CPU options CPU_ARM8 and CPU_ARM7500 are not compatible"
|
|
#endif
|
|
#ifdef CPU_SA110
|
|
#error "CPU options CPU_SA110 and CPU_ARM7500 are not compatible"
|
|
#endif
|
|
#endif /* CPU_ARM7500 */
|
|
|
|
#define COPY_SIGCODE /* copy sigcode above user stack in exec */
|
|
|
|
/*
|
|
* ARM Process Status Register
|
|
*
|
|
* The picture in the ARM manuals looks like this:
|
|
* 3 3 2 2 2
|
|
* 1 0 9 8 7 8 7 6 5 4 0
|
|
* +-------+---------------------------------------+-+-+-+---------+
|
|
* | flags | reserved |I|F| |M M M M M|
|
|
* |n z c v| | | | |4 3 2 1 0|
|
|
* +-------+---------------------------------------+-+-+-+---------+
|
|
*/
|
|
|
|
#define PSR_FLAGS 0xf0000000 /* flags */
|
|
#define PSR_N_bit (1 << 31) /* negative */
|
|
#define PSR_Z_bit (1 << 30) /* zero */
|
|
#define PSR_C_bit (1 << 29) /* carry */
|
|
#define PSR_V_bit (1 << 28) /* overflow */
|
|
|
|
#define I32_bit (1 << 7)
|
|
#define F32_bit (1 << 6)
|
|
|
|
#define PSR_MODE 0x0000001f
|
|
#define PSR_USR32_MODE 0x00000010
|
|
#define PSR_FIQ32_MODE 0x00000011
|
|
#define PSR_IRQ32_MODE 0x00000012
|
|
#define PSR_SVC32_MODE 0x00000013
|
|
#define PSR_ABT32_MODE 0x00000017
|
|
#define PSR_UND32_MODE 0x0000001b
|
|
#define PSR_32_MODE 0x00000010
|
|
|
|
#define PSR_IN_USR_MODE(psr) (!((psr) & 3)) /* XXX */
|
|
#define PSR_IN_32_MODE(psr) ((psr) & PSR_32_MODE)
|
|
|
|
#define CPU_ID_DESIGNER_MASK 0xff000000
|
|
#define CPU_ID_ARM_LTD 0x41000000
|
|
#define CPU_ID_DEC 0x44000000
|
|
#define CPU_ID_TYPE_MASK 0x00ff0000
|
|
#define CPU_ID_ARM 0x00560000
|
|
#define CPU_ID_ARM7500 0x00020000
|
|
#define CPU_ID_CPU_MASK 0x0000fff0
|
|
#define ID_ARM610 0x00000610
|
|
#define ID_ARM700 0x00007000
|
|
#define ID_ARM710 0x00007100
|
|
#define ID_ARM810 0x00008100
|
|
#define ID_SA110 0x0000a100
|
|
#define CPU_ID_REVISION_MASK 0x0000000f
|
|
|
|
#define CPU_CONTROL_MMU_ENABLE 0x0001
|
|
#define CPU_CONTROL_AFLT_ENABLE 0x0002
|
|
#define CPU_CONTROL_DC_ENABLE 0x0004
|
|
#define CPU_CONTROL_WBUF_ENABLE 0x0008
|
|
#define CPU_CONTROL_32BP_ENABLE 0x0010
|
|
#define CPU_CONTROL_32BD_ENABLE 0x0020
|
|
#define CPU_CONTROL_LABT_ENABLE 0x0040
|
|
#define CPU_CONTROL_BEND_ENABLE 0x0080
|
|
#define CPU_CONTROL_SYST_ENABLE 0x0100
|
|
#define CPU_CONTROL_ROM_ENABLE 0x0200
|
|
#define CPU_CONTROL_CPCLK 0x0400
|
|
#define CPU_CONTROL_IC_ENABLE 0x1000
|
|
|
|
/* StrongARM has separate instruction and data caches */
|
|
|
|
#ifdef CPU_SA
|
|
#define CPU_CONTROL_IDC_ENABLE (CPU_CONTROL_IC_ENABLE | CPU_CONTROL_DC_ENABLE)
|
|
#else
|
|
#define CPU_CONTROL_IDC_ENABLE CPU_CONTROL_DC_ENABLE
|
|
#endif /* CPU_SA */
|
|
|
|
#define FAULT_TYPE_MASK 0x0f
|
|
#define FAULT_USER 0x10
|
|
|
|
#define FAULT_WRTBUF_0 0x00
|
|
#define FAULT_WRTBUF_1 0x02
|
|
#define FAULT_BUSERR_0 0x04
|
|
#define FAULT_BUSERR_1 0x06
|
|
#define FAULT_BUSERR_2 0x08
|
|
#define FAULT_BUSERR_3 0x0a
|
|
#define FAULT_ALIGN_0 0x01
|
|
#define FAULT_ALIGN_1 0x03
|
|
#define FAULT_BUSTRNL1 0x0c
|
|
#define FAULT_BUSTRNL2 0x0e
|
|
#define FAULT_TRANS_S 0x05
|
|
#define FAULT_TRANS_P 0x07
|
|
#define FAULT_DOMAIN_S 0x09
|
|
#define FAULT_DOMAIN_P 0x0b
|
|
#define FAULT_PERM_S 0x0d
|
|
#define FAULT_PERM_P 0x0f
|
|
|
|
#ifdef _LOCORE
|
|
#define IRQdisable \
|
|
stmfd sp!, {r0} ; \
|
|
mrs r0, cpsr_all ; \
|
|
orr r0, r0, #(I32_bit | F32_bit) ; \
|
|
msr cpsr_all, r0 ; \
|
|
ldmfd sp!, {r0}
|
|
|
|
#define IRQenable \
|
|
stmfd sp!, {r0} ; \
|
|
mrs r0, cpsr_all ; \
|
|
bic r0, r0, #(I32_bit | F32_bit) ; \
|
|
msr cpsr_all, r0 ; \
|
|
ldmfd sp!, {r0}
|
|
|
|
#else
|
|
#define IRQdisable SetCPSR(I32_bit | F32_bit, I32_bit | F32_bit);
|
|
#define IRQenable SetCPSR(I32_bit | F32_bit, 0);
|
|
#endif /* _LOCORE */
|
|
|
|
/*
|
|
* Return TRUE/FALSE (1/0) depending on whether the frame came from USR
|
|
* mode or not.
|
|
*/
|
|
|
|
#define CLKF_USERMODE(frame) ((frame->if_spsr & PSR_MODE) == PSR_USR32_MODE)
|
|
|
|
/*
|
|
* This needs straighening, prob is the frame does not have info on the priority
|
|
* a guess that needs trying is (current_spl_level == SPL0)
|
|
*/
|
|
|
|
#define CLKF_BASEPRI(frame) ((frame->if_spsr & PSR_MODE) == PSR_USR32_MODE)
|
|
|
|
#define CLKF_PC(frame) (frame->if_pc)
|
|
|
|
/*#define CLKF_INTR(frame) (current_intr_depth > 1)*/
|
|
|
|
/* Hack to treat FPE time as interrupt time so we can measure it */
|
|
#define CLKF_INTR(frame) ((current_intr_depth > 1) || (frame->if_spsr & PSR_MODE) == PSR_UND32_MODE)
|
|
|
|
/*
|
|
* definitions of cpu-dependent requirements
|
|
* referenced in generic code
|
|
*/
|
|
|
|
#define cpu_wait(p) /* nothing */
|
|
|
|
#ifndef _LOCORE
|
|
void need_resched __P((void));
|
|
void need_proftick __P((struct proc *p));
|
|
|
|
extern int current_intr_depth;
|
|
#endif /* !_LOCORE */
|
|
|
|
/*
|
|
* Notify the current process (p) that it has a signal pending,
|
|
* process as soon as possible.
|
|
*/
|
|
|
|
#define signotify(p) setsoftast()
|
|
|
|
#endif /* !_ARM32_CPU_H_ */
|
|
|
|
/* End of cpu.h */
|