75 lines
2.6 KiB
C
75 lines
2.6 KiB
C
/* $NetBSD: kftxxreg.h,v 1.4 1997/06/04 01:47:15 cgd Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1997 by Matthew Jacob
|
|
* NASA AMES Research Center.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice immediately at the beginning of the file, without modification,
|
|
* this list of conditions, and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Registers and values specific to KFTIA or KFTHA nodes.
|
|
*/
|
|
|
|
/*
|
|
* Taken from combinations of:
|
|
*
|
|
* ``DWLPA and DWLPB PCI Adapter Technical Manual,
|
|
* Order Number: EK-DWLPX-TM.A01''
|
|
*
|
|
* and
|
|
*
|
|
* ``AlphaServer 8200/8400 System Technical Manual,
|
|
* Order Number EK-T8030-TM. A01''
|
|
*/
|
|
|
|
#define REGVAL(r) (*(volatile int32_t *)ALPHA_PHYS_TO_K0SEG(r))
|
|
|
|
/*
|
|
* There are (potentially) 4 I/O hoses per I/O node.
|
|
*
|
|
* A CPU to Hose Address Mapping looks (roughly) like this:
|
|
*
|
|
* 39 38........36 35.34 33.................0
|
|
* -------------------------------------------
|
|
* |1|TLSB NodeID |Hose#|Hose Module Specific|
|
|
* -------------------------------------------
|
|
*
|
|
*/
|
|
|
|
#define HOSE_SIZE 0x400000000L
|
|
|
|
#define MAXHOSE 4
|
|
/*
|
|
* Hose Specific I/O registers (offsets from base of I/O Board)
|
|
*/
|
|
|
|
#define KFT_IDPNSEX(hose) ((hose)? (0x2040 + (0x100 * (hose))) : 0x2A40)
|
|
|
|
#define KFT_ICCNSE 0x2040
|
|
#define KFT_ICCWTR 0x2100
|
|
#define KFT_IDPMSR 0x2B80
|