339 lines
9.8 KiB
C
339 lines
9.8 KiB
C
/* $NetBSD: ascreg.h,v 1.1 2000/12/24 09:25:28 ur Exp $ */
|
|
/* $OpenBSD: ascreg.h,v 1.1.1.1 1996/06/24 09:07:19 pefo Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1992, 1993
|
|
* The Regents of the University of California. All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* Ralph Campbell and Rick Macklem.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* from: @(#)ascreg.h 8.1 (Berkeley) 6/10/93
|
|
*/
|
|
|
|
/*
|
|
* Mach Operating System
|
|
* Copyright (c) 1991,1990,1989 Carnegie Mellon University
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission to use, copy, modify and distribute this software and its
|
|
* documentation is hereby granted, provided that both the copyright
|
|
* notice and this permission notice appear in all copies of the
|
|
* software, derivative works or modified versions, and any portions
|
|
* thereof, and that both notices appear in supporting documentation.
|
|
*
|
|
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
|
|
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
|
|
* ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
|
|
*
|
|
* Carnegie Mellon requests users of this software to return to
|
|
*
|
|
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
|
|
* School of Computer Science
|
|
* Carnegie Mellon University
|
|
* Pittsburgh PA 15213-3890
|
|
*
|
|
* any improvements or extensions that they make and grant Carnegie the
|
|
* rights to redistribute these changes.
|
|
*/
|
|
|
|
/*
|
|
* HISTORY
|
|
* Log: scsi_53C94.h,v
|
|
* Revision 2.4 91/02/05 17:44:59 mrt
|
|
* Added author notices
|
|
* [91/02/04 11:18:32 mrt]
|
|
*
|
|
* Changed to use new Mach copyright
|
|
* [91/02/02 12:17:11 mrt]
|
|
*
|
|
* Revision 2.3 90/12/05 23:34:46 af
|
|
* Documented max DMA xfer size.
|
|
* [90/12/03 23:39:36 af]
|
|
*
|
|
* Revision 2.1.1.1 90/11/01 03:38:54 af
|
|
* Created, from the DEC specs:
|
|
* "PMAZ-AA TURBOchannel SCSI Module Functional Specification"
|
|
* Workstation Systems Engineering, Palo Alto, CA. Aug 27, 1990.
|
|
* And from the NCR data sheets
|
|
* "NCR 53C94, 53C95, 53C96 Advanced SCSI Controller"
|
|
* [90/09/03 af]
|
|
*/
|
|
|
|
/*
|
|
* File: scsi_53C94.h
|
|
* Author: Alessandro Forin, Carnegie Mellon University
|
|
* Date: 9/90
|
|
*
|
|
* Defines for the NCR 53C94 ASC (SCSI interface)
|
|
* Some gotcha came from the "86C01/53C94 DMA lab work" written
|
|
* by Ken Stewart (NCR MED Logic Products Applications Engineer)
|
|
* courtesy of NCR. Thanks Ken !
|
|
*/
|
|
|
|
#define ASC_OFFSET_53C94 0x0 /* from module base */
|
|
|
|
#define ASC_NCMD 7 /* Number of simultaneous cmds */
|
|
|
|
/*
|
|
* Synch xfer parameters, and timing conversions
|
|
*/
|
|
#define SCSI_MIN_PERIOD 50 /* in 4 nsecs units */
|
|
#define ASC_MIN_PERIOD40 8 /* in CLKS/BYTE, 1 CLK = 25nsecs */
|
|
#define ASC_MIN_PERIOD25 5 /* in CLKS/BYTE, 1 CLK = 40nsecs */
|
|
#define ASC_MIN_PERIOD12 3 /* in CLKS/BYTE, 1 CLK = 80nsecs */
|
|
#define ASC_MAX_PERIOD40 56 /* in CLKS/BYTE, 1 CLK = 25nsecs */
|
|
#define ASC_MAX_PERIOD25 35 /* in CLKS/BYTE, 1 CLK = 40nsecs */
|
|
#define ASC_MAX_PERIOD12 18 /* in CLKS/BYTE, 1 CLK = 80nsecs */
|
|
#define ASC_MAX_OFFSET 15 /* pure number */
|
|
/*
|
|
* Register map, padded as needed
|
|
*/
|
|
|
|
typedef volatile struct {
|
|
u_char asc_tc_lsb; /* rw: Transfer Counter LSB */
|
|
u_char asc_tc_msb; /* rw: Transfer Counter MSB */
|
|
u_char asc_fifo; /* rw: FIFO top */
|
|
u_char asc_cmd; /* rw: Command */
|
|
u_char asc_status; /* r: Status */
|
|
#define asc_dbus_id asc_status /* w: Destination Bus ID */
|
|
u_char asc_intr; /* r: Interrupt */
|
|
#define asc_sel_timo asc_intr /* w: (re)select timeout */
|
|
u_char asc_ss; /* r: Sequence Step */
|
|
#define asc_syn_p asc_ss /* w: synchronous period */
|
|
u_char asc_flags; /* r: FIFO flags + seq step */
|
|
#define asc_syn_o asc_flags /* w: synchronous offset */
|
|
u_char asc_cnfg1; /* rw: Configuration 1 */
|
|
u_char asc_ccf; /* w: Clock Conv. Factor */
|
|
u_char asc_test; /* w: Test Mode */
|
|
u_char asc_cnfg2; /* rw: Configuration 2 */
|
|
u_char asc_cnfg3; /* rw: Configuration 3 */
|
|
u_char asc_res_fifo; /* w: Reserve FIFO byte */
|
|
#define asc_cnfg4 asc_res_fifo /* rw: Configuration 4 (53CF94) */
|
|
u_char asc_tc_high; /* w: Transfer Counter High: 24bit (53CF94) */
|
|
#define asc_id asc_tc_high /* r: ID Register */
|
|
} asc_regmap_t;
|
|
|
|
/*
|
|
* Transfer Count: access macros
|
|
* That a NOP is required after loading the dma counter
|
|
* I learned on the NCR test code. Sic.
|
|
*/
|
|
|
|
#define ASC_TC_MAX 0x10000
|
|
|
|
#define ASC_TC_GET(ptr, val) \
|
|
val = (ptr)->asc_tc_lsb | ((ptr)->asc_tc_msb << 8)
|
|
#define ASC_TC_PUT(ptr, val, is24bit) \
|
|
(ptr)->asc_tc_lsb = (val); \
|
|
(ptr)->asc_tc_msb = (val) >> 8; \
|
|
if (is24bit) (ptr)->asc_tc_high = 0; \
|
|
(ptr)->asc_cmd = ASC_CMD_NOP | ASC_CMD_DMA;
|
|
|
|
/*
|
|
* Command register (command codes)
|
|
*/
|
|
|
|
#define ASC_CMD_DMA 0x80
|
|
/* Miscellaneous */
|
|
#define ASC_CMD_NOP 0x00
|
|
#define ASC_CMD_FLUSH 0x01
|
|
#define ASC_CMD_RESET 0x02
|
|
#define ASC_CMD_BUS_RESET 0x03
|
|
/* Initiator state */
|
|
#define ASC_CMD_XFER_INFO 0x10
|
|
#define ASC_CMD_I_COMPLETE 0x11
|
|
#define ASC_CMD_MSG_ACPT 0x12
|
|
#define ASC_CMD_XFER_PAD 0x18
|
|
#define ASC_CMD_SET_ATN 0x1a
|
|
#define ASC_CMD_CLR_ATN 0x1b
|
|
/* Target state */
|
|
#define ASC_CMD_SND_MSG 0x20
|
|
#define ASC_CMD_SND_STATUS 0x21
|
|
#define ASC_CMD_SND_DATA 0x22
|
|
#define ASC_CMD_DISC_SEQ 0x23
|
|
#define ASC_CMD_TERM 0x24
|
|
#define ASC_CMD_T_COMPLETE 0x25
|
|
#define ASC_CMD_DISC 0x27
|
|
#define ASC_CMD_RCV_MSG 0x28
|
|
#define ASC_CMD_RCV_CDB 0x29
|
|
#define ASC_CMD_RCV_DATA 0x2a
|
|
#define ASC_CMD_RCV_CMD 0x2b
|
|
#define ASC_CMD_ABRT_DMA 0x04
|
|
/* Disconnected state */
|
|
#define ASC_CMD_RESELECT 0x40
|
|
#define ASC_CMD_SEL 0x41
|
|
#define ASC_CMD_SEL_ATN 0x42
|
|
#define ASC_CMD_SEL_ATN_STOP 0x43
|
|
#define ASC_CMD_ENABLE_SEL 0x44
|
|
#define ASC_CMD_DISABLE_SEL 0x45
|
|
#define ASC_CMD_SEL_ATN3 0x46
|
|
|
|
/*
|
|
* Status register, and phase encoding
|
|
*/
|
|
|
|
#define ASC_CSR_INT 0x80
|
|
#define ASC_CSR_GE 0x40
|
|
#define ASC_CSR_PE 0x20
|
|
#define ASC_CSR_TC 0x10
|
|
#define ASC_CSR_VGC 0x08
|
|
#define ASC_CSR_MSG 0x04
|
|
#define ASC_CSR_CD 0x02
|
|
#define ASC_CSR_IO 0x01
|
|
|
|
#define ASC_PHASE(csr) ((csr) & 0x7)
|
|
#define ASC_PHASE_DATAO 0x0
|
|
#define ASC_PHASE_DATAI 0x1
|
|
#define ASC_PHASE_COMMAND 0x2
|
|
#define ASC_PHASE_STATUS 0x3
|
|
/* 4..5 ANSI reserved */
|
|
#define ASC_PHASE_MSG_OUT 0x6
|
|
#define ASC_PHASE_MSG_IN 0x7
|
|
|
|
/*
|
|
* Destination Bus ID
|
|
*/
|
|
|
|
#define ASC_DEST_ID_MASK 0x07
|
|
|
|
/*
|
|
* Interrupt register
|
|
*/
|
|
|
|
#define ASC_INT_RESET 0x80
|
|
#define ASC_INT_ILL 0x40
|
|
#define ASC_INT_DISC 0x20
|
|
#define ASC_INT_BS 0x10
|
|
#define ASC_INT_FC 0x08
|
|
#define ASC_INT_RESEL 0x04
|
|
#define ASC_INT_SEL_ATN 0x02
|
|
#define ASC_INT_SEL 0x01
|
|
|
|
/*
|
|
* Timeout register:
|
|
*
|
|
* val = (timeout * CLK_freq) / (8192 * CCF);
|
|
*/
|
|
|
|
#define ASC_TIMEOUT_250(clk, ccf) (((clk) * 31) / (ccf))
|
|
|
|
/*
|
|
* Sequence Step register
|
|
*/
|
|
|
|
#define ASC_SS_RESERVED 0xf0
|
|
#define ASC_SS_SOM 0x08
|
|
#define ASC_SS_MASK 0x07
|
|
#define ASC_SS(ss) ((ss) & ASC_SS_MASK)
|
|
|
|
/*
|
|
* Synchronous Transfer Period
|
|
*/
|
|
|
|
#define ASC_STP_MASK 0x1f
|
|
#define ASC_STP_MIN 0x05 /* 5 clk per byte */
|
|
#define ASC_STP_MAX 0x04 /* after ovfl, 35 clk/byte */
|
|
|
|
/*
|
|
* FIFO flags
|
|
*/
|
|
|
|
#define ASC_FLAGS_SEQ_STEP 0xe0
|
|
#define ASC_FLAGS_FIFO_CNT 0x1f
|
|
|
|
/*
|
|
* Synchronous offset
|
|
*/
|
|
|
|
#define ASC_SYNO_MASK 0x0f /* 0 -> asyn */
|
|
|
|
/*
|
|
* Configuration 1
|
|
*/
|
|
|
|
#define ASC_CNFG1_SLOW 0x80
|
|
#define ASC_CNFG1_SRD 0x40
|
|
#define ASC_CNFG1_P_TEST 0x20
|
|
#define ASC_CNFG1_P_CHECK 0x10
|
|
#define ASC_CNFG1_TEST 0x08
|
|
#define ASC_CNFG1_MY_BUS_ID 0x07
|
|
|
|
/*
|
|
* CCF register
|
|
*/
|
|
|
|
#define ASC_CCF(clk) (((((clk) - 1) / 5) + 1) & 0x7)
|
|
|
|
/*
|
|
* Test register
|
|
*/
|
|
|
|
#define ASC_TEST_XXXX 0xf8
|
|
#define ASC_TEST_HI_Z 0x04
|
|
#define ASC_TEST_I 0x02
|
|
#define ASC_TEST_T 0x01
|
|
|
|
/*
|
|
* Configuration 2
|
|
*/
|
|
|
|
#define ASC_CNFG2_RFB 0x80
|
|
#define ASC_CNFG2_EPL 0x40
|
|
#define ASC_CNFG2_FE 0x40 /* 53CF94: Features Enable */
|
|
#define ASC_CNFG2_EBC 0x20
|
|
#define ASC_CNFG2_DREQ_HIZ 0x10
|
|
#define ASC_CNFG2_SCSI2 0x08
|
|
#define ASC_CNFG2_BPA 0x04
|
|
#define ASC_CNFG2_RPE 0x02
|
|
#define ASC_CNFG2_DPE 0x01
|
|
|
|
/*
|
|
* Configuration 3
|
|
*/
|
|
|
|
#define ASC_CNFG3_RESERVED 0xf8 /* 53C94 */
|
|
#define ASC_CNFG3_IMRC 0x40 /* 53CF94: ID Message Reserved Check */
|
|
#define ASC_CNFG3_QTE 0x40 /* 53CF94: Queue Tag Enable */
|
|
#define ASC_CNFG3_CDB10 0x20 /* 53CF94: 10byte Group2 CDB */
|
|
#define ASC_CNFG3_FSCSI 0x10 /* 53CF94: Fast SCSI */
|
|
#define ASC_CNFG3_FCLK 0x08 /* 53CF94: Fast CLK (clock > 25MHz) */
|
|
#define ASC_CNFG3_SRB 0x04
|
|
#define ASC_CNFG3_ALT_DMA 0x02
|
|
#define ASC_CNFG3_T8 0x01
|
|
|
|
/*
|
|
* chip identifier
|
|
*/
|
|
#define ASC_ID_53CF94 0xa2 /* 53CF94-2 or 53CF96-2 */
|
|
|
|
#define ST_MASK 0x3e
|