Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
NetBSD/sys/dev/pci/pdcsata.c

640 lines
19 KiB
C
Raw Blame History

/* $NetBSD: pdcsata.c,v 1.25 2012/07/31 15:50:36 bouyer Exp $ */
/*
* Copyright (c) 2004, Manuel Bouyer.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: pdcsata.c,v 1.25 2012/07/31 15:50:36 bouyer Exp $");
#include <sys/types.h>
#include <sys/malloc.h>
#include <sys/param.h>
#include <sys/systm.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/pciidereg.h>
#include <dev/pci/pciidevar.h>
#include <dev/ata/atareg.h>
#include <dev/ata/satavar.h>
#include <dev/ata/satareg.h>
#define PDC203xx_SATA_NCHANNELS 4
#define PDC203xx_COMBO_NCHANNELS 3
#define PDC40718_SATA_NCHANNELS 4
#define PDC20575_COMBO_NCHANNELS 3
#define PDC203xx_BAR_IDEREGS 0x1c /* BAR where the IDE registers are mapped */
#define PDC_CHANNELBASE(ch) 0x200 + ((ch) * 0x80)
#define PDC_ERRMASK 0x00780700
#define PDC205_REGADDR(base,ch) ((base)+((ch)<<8))
#define PDC205_SSTATUS(ch) PDC205_REGADDR(0x400,ch)
#define PDC205_SERROR(ch) PDC205_REGADDR(0x404,ch)
#define PDC205_SCONTROL(ch) PDC205_REGADDR(0x408,ch)
#define PDC205_MULTIPLIER(ch) PDC205_REGADDR(0x4e8,ch)
static void pdcsata_chip_map(struct pciide_softc *,
const struct pci_attach_args *);
static void pdc203xx_setup_channel(struct ata_channel *);
static void pdc203xx_irqack(struct ata_channel *);
static int pdc203xx_dma_init(void *, int, int, void *, size_t, int);
static void pdc203xx_dma_start(void *,int ,int);
static int pdc203xx_dma_finish(void *, int, int, int);
static void pdc203xx_combo_probe(struct ata_channel *);
static int pdcsata_pci_intr(void *);
static void pdcsata_do_reset(struct ata_channel *, int);
static int pdcsata_match(device_t, cfdata_t, void *);
static void pdcsata_attach(device_t, device_t, void *);
CFATTACH_DECL_NEW(pdcsata, sizeof(struct pciide_softc),
pdcsata_match, pdcsata_attach, NULL, NULL);
static const struct pciide_product_desc pciide_pdcsata_products[] = {
{ PCI_PRODUCT_PROMISE_PDC20318,
0,
"Promise PDC20318 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20319,
0,
"Promise PDC20319 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20371,
0,
"Promise PDC20371 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20375,
0,
"Promise PDC20375 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20376,
0,
"Promise PDC20376 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20377,
0,
"Promise PDC20377 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20378,
0,
"Promise PDC20378 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20379,
0,
"Promise PDC20379 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC40518,
0,
"Promise PDC40518 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC40519,
0,
"Promise PDC40519 SATA 150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC40718,
0,
"Promise PDC40718 SATA300 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC40719,
0,
"Promise PDC40719 SATA300 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC40779,
0,
"Promise PDC40779 SATA300 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20571,
0,
"Promise PDC20571 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20575,
0,
"Promise PDC20575 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20579,
0,
"Promise PDC20579 SATA150 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20771,
0,
"Promise PDC20771 SATA300 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20775,
0,
"Promise PDC20775 SATA300 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20617,
0,
"Promise PDC2020617 Ultra/133 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20618,
0,
"Promise PDC20618 Ultra/133 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20619,
0,
"Promise PDC20619 Ultra/133 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20620,
0,
"Promise PDC20620 Ultra/133 controller",
pdcsata_chip_map,
},
{ PCI_PRODUCT_PROMISE_PDC20621,
0,
"Promise PDC20621 Ultra/133 controller",
pdcsata_chip_map,
},
{ 0,
0,
NULL,
NULL
}
};
static int
pdcsata_match(device_t parent, cfdata_t match, void *aux)
{
struct pci_attach_args *pa = aux;
if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_PROMISE) {
if (pciide_lookup_product(pa->pa_id, pciide_pdcsata_products))
return (2);
}
return (0);
}
static void
pdcsata_attach(device_t parent, device_t self, void *aux)
{
struct pci_attach_args *pa = aux;
struct pciide_softc *sc = device_private(self);
sc->sc_wdcdev.sc_atac.atac_dev = self;
pciide_common_attach(sc, pa,
pciide_lookup_product(pa->pa_id, pciide_pdcsata_products));
}
static void
pdcsata_chip_map(struct pciide_softc *sc, const struct pci_attach_args *pa)
{
struct pciide_channel *cp;
struct ata_channel *wdc_cp;
struct wdc_regs *wdr;
int channel, i;
pci_intr_handle_t intrhandle;
const char *intrstr;
/*
* Promise SATA controllers have 3 or 4 channels,
* the usual IDE registers are mapped in I/O space, with offsets.
*/
if (pci_intr_map(pa, &intrhandle) != 0) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map interrupt\n");
return;
}
intrstr = pci_intr_string(pa->pa_pc, intrhandle);
sc->sc_pci_ih = pci_intr_establish(pa->pa_pc,
intrhandle, IPL_BIO, pdcsata_pci_intr, sc);
if (sc->sc_pci_ih == NULL) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't establish native-PCI interrupt");
if (intrstr != NULL)
aprint_error(" at %s", intrstr);
aprint_error("\n");
return;
}
aprint_normal_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"interrupting at %s\n",
intrstr ? intrstr : "unknown interrupt");
sc->sc_dma_ok = (pci_mapreg_map(pa, PCIIDE_REG_BUS_MASTER_DMA,
PCI_MAPREG_MEM_TYPE_32BIT, 0, &sc->sc_dma_iot,
&sc->sc_dma_ioh, NULL, &sc->sc_dma_ios) == 0);
if (!sc->sc_dma_ok) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map bus-master DMA registers\n");
pci_intr_disestablish(pa->pa_pc, sc->sc_pci_ih);
return;
}
sc->sc_dmat = pa->pa_dmat;
if (pci_mapreg_map(pa, PDC203xx_BAR_IDEREGS,
PCI_MAPREG_MEM_TYPE_32BIT, 0, &sc->sc_ba5_st,
&sc->sc_ba5_sh, NULL, &sc->sc_ba5_ss) != 0) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map IDE registers\n");
bus_space_unmap(sc->sc_dma_iot, sc->sc_dma_ioh, sc->sc_dma_ios);
pci_intr_disestablish(pa->pa_pc, sc->sc_pci_ih);
return;
}
aprint_verbose_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"bus-master DMA support present\n");
sc->sc_wdcdev.sc_atac.atac_cap = ATAC_CAP_DATA16;
if (sc->sc_dma_ok) {
sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA | ATAC_CAP_UDMA;
}
if (PCI_CLASS(pa->pa_class) == PCI_CLASS_MASS_STORAGE &&
PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_MASS_STORAGE_RAID)
sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_RAID;
sc->sc_wdcdev.irqack = pdc203xx_irqack;
sc->sc_wdcdev.sc_atac.atac_pio_cap = 4;
sc->sc_wdcdev.sc_atac.atac_dma_cap = 2;
sc->sc_wdcdev.sc_atac.atac_udma_cap = 6;
sc->sc_wdcdev.sc_atac.atac_set_modes = pdc203xx_setup_channel;
sc->sc_wdcdev.sc_atac.atac_channels = sc->wdc_chanarray;
sc->sc_wdcdev.wdc_maxdrives = 2;
sc->sc_wdcdev.reset = pdcsata_do_reset;
switch (sc->sc_pp->ide_product) {
case PCI_PRODUCT_PROMISE_PDC20318:
case PCI_PRODUCT_PROMISE_PDC20319:
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x6c,
0x00ff0033);
sc->sc_wdcdev.sc_atac.atac_probe = wdc_sataprobe;
sc->sc_wdcdev.sc_atac.atac_nchannels = PDC203xx_SATA_NCHANNELS;
sc->sc_wdcdev.wdc_maxdrives = 1;
break;
case PCI_PRODUCT_PROMISE_PDC20371:
case PCI_PRODUCT_PROMISE_PDC20375:
case PCI_PRODUCT_PROMISE_PDC20376:
case PCI_PRODUCT_PROMISE_PDC20377:
case PCI_PRODUCT_PROMISE_PDC20378:
case PCI_PRODUCT_PROMISE_PDC20379:
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x6c,
0x00ff0033);
sc->sc_wdcdev.sc_atac.atac_probe = pdc203xx_combo_probe;
sc->sc_wdcdev.sc_atac.atac_nchannels = PDC203xx_COMBO_NCHANNELS;
break;
case PCI_PRODUCT_PROMISE_PDC40518:
case PCI_PRODUCT_PROMISE_PDC40519:
case PCI_PRODUCT_PROMISE_PDC40718:
case PCI_PRODUCT_PROMISE_PDC40719:
case PCI_PRODUCT_PROMISE_PDC40779:
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x60,
0x00ff00ff);
sc->sc_wdcdev.sc_atac.atac_nchannels = PDC40718_SATA_NCHANNELS;
sc->sc_wdcdev.sc_atac.atac_probe = wdc_sataprobe;
sc->sc_wdcdev.wdc_maxdrives = 1;
break;
case PCI_PRODUCT_PROMISE_PDC20571:
case PCI_PRODUCT_PROMISE_PDC20575:
case PCI_PRODUCT_PROMISE_PDC20579:
case PCI_PRODUCT_PROMISE_PDC20771:
case PCI_PRODUCT_PROMISE_PDC20775:
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x60,
0x00ff00ff);
sc->sc_wdcdev.sc_atac.atac_nchannels = PDC20575_COMBO_NCHANNELS;
sc->sc_wdcdev.sc_atac.atac_probe = pdc203xx_combo_probe;
break;
case PCI_PRODUCT_PROMISE_PDC20617:
case PCI_PRODUCT_PROMISE_PDC20618:
case PCI_PRODUCT_PROMISE_PDC20619:
case PCI_PRODUCT_PROMISE_PDC20620:
case PCI_PRODUCT_PROMISE_PDC20621:
sc->sc_wdcdev.sc_atac.atac_nchannels =
((bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh,
0x48) & 0x01) ? 1 : 0) +
((bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh,
0x48) & 0x02) ? 1 : 0) +
2;
sc->sc_wdcdev.sc_atac.atac_probe = wdc_drvprobe;
default:
aprint_error("unknown promise product 0x%x\n",
sc->sc_pp->ide_product);
}
wdc_allocate_regs(&sc->sc_wdcdev);
sc->sc_wdcdev.dma_arg = sc;
sc->sc_wdcdev.dma_init = pdc203xx_dma_init;
sc->sc_wdcdev.dma_start = pdc203xx_dma_start;
sc->sc_wdcdev.dma_finish = pdc203xx_dma_finish;
for (channel = 0; channel < sc->sc_wdcdev.sc_atac.atac_nchannels;
channel++) {
cp = &sc->pciide_channels[channel];
sc->wdc_chanarray[channel] = &cp->ata_channel;
cp->ih = sc->sc_pci_ih;
cp->name = NULL;
cp->ata_channel.ch_channel = channel;
cp->ata_channel.ch_atac = &sc->sc_wdcdev.sc_atac;
cp->ata_channel.ch_queue =
malloc(sizeof(struct ata_queue), M_DEVBUF, M_NOWAIT);
if (cp->ata_channel.ch_queue == NULL) {
aprint_error("%s channel %d: "
"can't allocate memory for command queue\n",
device_xname(sc->sc_wdcdev.sc_atac.atac_dev),
channel);
goto next_channel;
}
wdc_cp = &cp->ata_channel;
wdr = CHAN_TO_WDC_REGS(wdc_cp);
wdr->ctl_iot = sc->sc_ba5_st;
wdr->cmd_iot = sc->sc_ba5_st;
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
0x0238 + (channel << 7), 1, &wdr->ctl_ioh) != 0) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map channel %d ctl regs\n", channel);
goto next_channel;
}
for (i = 0; i < WDC_NREG; i++) {
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
0x0200 + (i << 2) + (channel << 7), i == 0 ? 4 : 1,
&wdr->cmd_iohs[i]) != 0) {
aprint_error_dev(sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map channel %d cmd regs\n",
channel);
goto next_channel;
}
}
wdc_init_shadow_regs(wdc_cp);
/*
* subregion de busmaster registers. They're spread all over
* the controller's register space :(. They are also 4 bytes
* sized, with some specific extentions in the extra bits.
* It also seems that the IDEDMA_CTL register isn't available.
*/
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
0x260 + (channel << 7), 1,
&cp->dma_iohs[IDEDMA_CMD]) != 0) {
aprint_normal("%s channel %d: can't subregion DMA "
"registers\n",
device_xname(sc->sc_wdcdev.sc_atac.atac_dev),
channel);
goto next_channel;
}
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
0x244 + (channel << 7), 4,
&cp->dma_iohs[IDEDMA_TBL]) != 0) {
aprint_normal("%s channel %d: can't subregion DMA "
"registers\n",
device_xname(sc->sc_wdcdev.sc_atac.atac_dev),
channel);
goto next_channel;
}
/* subregion the SATA registers */
if (sc->sc_wdcdev.sc_atac.atac_probe == wdc_sataprobe ||
(sc->sc_wdcdev.sc_atac.atac_probe == pdc203xx_combo_probe
&& channel < 2)) {
wdr->sata_iot = sc->sc_ba5_st;
wdr->sata_baseioh = sc->sc_ba5_sh;
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
PDC205_SSTATUS(channel), 1,
&wdr->sata_status) != 0) {
aprint_error_dev(
sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map channel %d "
"sata_status regs\n", channel);
goto next_channel;
}
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
PDC205_SERROR(channel), 1, &wdr->sata_error) != 0) {
aprint_error_dev(
sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map channel %d "
"sata_error regs\n", channel);
goto next_channel;
}
if (bus_space_subregion(sc->sc_ba5_st, sc->sc_ba5_sh,
PDC205_SCONTROL(channel), 1,
&wdr->sata_control) != 0) {
aprint_error_dev(
sc->sc_wdcdev.sc_atac.atac_dev,
"couldn't map channel %d "
"sata_control regs\n", channel);
goto next_channel;
}
}
wdcattach(wdc_cp);
bus_space_write_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD], 0,
(bus_space_read_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD],
0) & ~0x00003f9f) | (channel + 1));
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh,
(channel + 1) << 2, 0x00000001);
next_channel:
continue;
}
return;
}
static void
pdc203xx_combo_probe(struct ata_channel *chp)
{
if (chp->ch_channel < 2)
wdc_sataprobe(chp);
else
wdc_drvprobe(chp);
}
static void
pdc203xx_setup_channel(struct ata_channel *chp)
{
struct ata_drive_datas *drvp;
int drive, s;
struct pciide_channel *cp = CHAN_TO_PCHAN(chp);
pciide_channel_dma_setup(cp);
for (drive = 0; drive < 2; drive++) {
drvp = &chp->ch_drive[drive];
if (drvp->drive_type == ATA_DRIVET_NONE)
continue;
if (drvp->drive_flags & ATA_DRIVE_UDMA) {
s = splbio();
drvp->drive_flags &= ~ATA_DRIVE_DMA;
splx(s);
}
}
}
static int
pdcsata_pci_intr(void *arg)
{
struct pciide_softc *sc = arg;
struct pciide_channel *cp;
struct ata_channel *wdc_cp;
int i, rv, crv;
u_int32_t scr, status, chanbase;
rv = 0;
scr = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x40);
if (scr == 0xffffffff) return(rv);
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, 0x40, scr & 0x0000ffff);
scr = scr & 0x0000ffff;
if (!scr) return(rv);
for (i = 0; i < sc->sc_wdcdev.sc_atac.atac_nchannels; i++) {
cp = &sc->pciide_channels[i];
wdc_cp = &cp->ata_channel;
if (scr & (1 << (i + 1))) {
chanbase = PDC_CHANNELBASE(i) + 0x48;
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
if (status & PDC_ERRMASK) {
chanbase = PDC_CHANNELBASE(i) + 0x60;
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
status |= 0x800;
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase, status);
status &= ~0x800;
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase, status);
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
continue;
}
crv = wdcintr(wdc_cp);
if (crv == 0) {
aprint_error("%s:%d: bogus intr (reg 0x%x)\n",
device_xname(
sc->sc_wdcdev.sc_atac.atac_dev), i, scr);
} else
rv = 1;
}
}
return rv;
}
static void
pdc203xx_irqack(struct ata_channel *chp)
{
struct pciide_channel *cp = CHAN_TO_PCHAN(chp);
struct pciide_softc *sc = CHAN_TO_PCIIDE(chp);
bus_space_write_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD], 0,
(bus_space_read_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD],
0) & ~0x00003f9f) | (cp->ata_channel.ch_channel + 1));
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh,
(cp->ata_channel.ch_channel + 1) << 2, 0x00000001);
}
static int
pdc203xx_dma_init(void *v, int channel, int drive, void *databuf,
size_t datalen, int flags)
{
struct pciide_softc *sc = v;
return pciide_dma_dmamap_setup(sc, channel, drive,
databuf, datalen, flags);
}
static void
pdc203xx_dma_start(void *v, int channel, int drive)
{
struct pciide_softc *sc = v;
struct pciide_channel *cp = &sc->pciide_channels[channel];
struct pciide_dma_maps *dma_maps = &cp->dma_maps[drive];
/* Write table addr */
bus_space_write_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_TBL], 0,
dma_maps->dmamap_table->dm_segs[0].ds_addr);
/* start DMA engine */
bus_space_write_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD], 0,
(bus_space_read_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD],
0) & ~0xc0) | ((dma_maps->dma_flags & WDC_DMA_READ) ? 0x80 : 0xc0));
}
static int
pdc203xx_dma_finish(void *v, int channel, int drive, int force)
{
struct pciide_softc *sc = v;
struct pciide_channel *cp = &sc->pciide_channels[channel];
struct pciide_dma_maps *dma_maps = &cp->dma_maps[drive];
/* stop DMA channel */
bus_space_write_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD], 0,
(bus_space_read_4(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CMD],
0) & ~0x80));
/* Unload the map of the data buffer */
bus_dmamap_sync(sc->sc_dmat, dma_maps->dmamap_xfer, 0,
dma_maps->dmamap_xfer->dm_mapsize,
(dma_maps->dma_flags & WDC_DMA_READ) ?
BUS_DMASYNC_POSTREAD : BUS_DMASYNC_POSTWRITE);
bus_dmamap_unload(sc->sc_dmat, dma_maps->dmamap_xfer);
return 0;
}
static void
pdcsata_do_reset(struct ata_channel *chp, int poll)
{
struct pciide_softc *sc = CHAN_TO_PCIIDE(chp);
int reset, status, i, chanbase;
/* reset SATA */
reset = (1 << 11);
chanbase = PDC_CHANNELBASE(chp->ch_channel) + 0x60;
for (i = 0; i < 11;i ++) {
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
if (status & reset) break;
delay(100);
status |= reset;
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase, status);
}
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
status &= ~reset;
bus_space_write_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase, status);
status = bus_space_read_4(sc->sc_ba5_st, sc->sc_ba5_sh, chanbase);
wdc_do_reset(chp, poll);
}
Reference in New Issue View Git Blame Copy Permalink