59474a8c82
SH-5, meet NetBSD. Let's hope this is the start of a long and fruitful relationship. :-) This code, funded by Wasabi Systems, adds initial support for the Hitachi SuperH(tm) SH-5 cpu architecture to NetBSD. At the present time, NetBSD/evbsh5 only runs on a SH-5 core simulator which has no simulated devices other than a simple console. However, it is good enough to get to the "root device: " prompt. Device driver support for Real SH-5 Hardware is in place, particularly for supporting the up-coming Cayman evaluation board, and should be quite easy to get running when the hardware is available. There is no in-tree toolchain for this port at this time. Gcc-current has rudimentary SH-5 support but it is known to be buggy. A working toolchain was obtained from SuperH to facilitate this port. Gcc-current will be fixed in due course. The SH-5 architecture is fully 64-bit capable, although NetBSD/evbsh5 has currently only been tested in 32-bit mode. It is bi-endian, via a boot- time option and it also has an "SHcompact" mode in which it will execute SH-[34] user-land instructions. For more information on the SH-5, see www.superh.com. Suffice to say it is *not* just another respin of the SH-[34].
78 lines
2.9 KiB
C
78 lines
2.9 KiB
C
/* $NetBSD: sysfpgavar.h,v 1.1 2002/07/05 13:31:39 scw Exp $ */
|
|
|
|
/*
|
|
* Copyright 2002 Wasabi Systems, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Written by Steve C. Woodford for Wasabi Systems, Inc.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed for the NetBSD Project by
|
|
* Wasabi Systems, Inc.
|
|
* 4. The name of Wasabi Systems, Inc. may not be used to endorse
|
|
* or promote products derived from this software without specific prior
|
|
* written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _SH5_SYSFPGAVAR_H
|
|
#define _SH5_SYSFPGAVAR_H
|
|
|
|
struct sysfpga_attach_args {
|
|
const char *sa_name;
|
|
bus_space_tag_t sa_bust;
|
|
bus_dma_tag_t sa_dmat;
|
|
bus_addr_t sa_offset;
|
|
|
|
bus_addr_t _sa_base;
|
|
};
|
|
|
|
/*
|
|
* Interrupt groups managed by the System FPGA
|
|
*/
|
|
#define SYSFPGA_IGROUP_FEMI 0
|
|
#define SYSFPGA_IGROUP_SUPERIO 1
|
|
#define SYSFPGA_IGROUP_PCI1 2
|
|
#define SYSFPGA_IGROUP_PCI2 3
|
|
#define SYSFPGA_NGROUPS 4
|
|
|
|
/*
|
|
* Super IO generates the following interrupts
|
|
*/
|
|
#define SYSFPGA_SUPERIO_INUM_DCD 0 /* XXX: Not strictly SuperIO! */
|
|
#define SYSFPGA_SUPERIO_INUM_LAN 1 /* XXX: Not strictly SuperIO! */
|
|
#define SYSFPGA_SUPERIO_INUM_KBD 2
|
|
#define SYSFPGA_SUPERIO_INUM_UART2 3
|
|
#define SYSFPGA_SUPERIO_INUM_UART1 4
|
|
#define SYSFPGA_SUPERIO_INUM_LPT 5
|
|
#define SYSFPGA_SUPERIO_INUM_MOUSE 6
|
|
#define SYSFPGA_SUPERIO_INUM_IDE 7
|
|
#define SYSFPGA_SUPERIO_NINTR 8
|
|
|
|
struct evcnt;
|
|
extern struct evcnt *sysfpga_intr_evcnt(int);
|
|
extern void *sysfpga_intr_establish(int, int, int, int (*)(void *), void *);
|
|
extern void sysfpga_intr_disestablish(void *);
|
|
|
|
#endif /* _SH5_SYSFPGAVAR_H */
|