b697919ea7
left out as it was a no-op on the R3000 processor. However, recent changes to the Mips cache ops highlighted we should DTRT in case the MI/MD layer choses to invalidate the cache ahead of the DMA instead of after it. |
||
---|---|---|
.. | ||
compile | ||
conf | ||
include | ||
isa | ||
mipsco | ||
obio | ||
stand | ||
Makefile |