78 lines
3.4 KiB
C
78 lines
3.4 KiB
C
/* $NetBSD: piixpmreg.h,v 1.4 2006/06/26 17:33:40 drochner Exp $ */
|
|
/* $OpenBSD: piixreg.h,v 1.3 2006/01/03 22:39:03 grange Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 2005 Alexander Yurchenko <grange@openbsd.org>
|
|
*
|
|
* Permission to use, copy, modify, and distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _DEV_PCI_PIIXREG_H_
|
|
#define _DEV_PCI_PIIXREG_H_
|
|
|
|
/*
|
|
* Intel PCI-to-ISA / IDE Xcelerator (PIIX) register definitions.
|
|
*/
|
|
|
|
/*
|
|
* Power management registers.
|
|
*/
|
|
|
|
/* PCI configuration registers */
|
|
#define PIIX_PM_BASE 0x40 /* Power management base address */
|
|
#define PIIX_DEVACTA 0x54 /* Device activity A (function 3) */
|
|
#define PIIX_DEVACTB 0x58 /* Device activity B (function 3) */
|
|
#define PIIX_PMREGMISC 0x80 /* Misc. Power management */
|
|
#define PIIX_SMB_BASE 0x90 /* SMBus base address */
|
|
#define PIIX_SMB_HOSTC 0xd0 /* SMBus host configuration */
|
|
#define PIIX_SMB_HOSTC_HSTEN (1 << 16) /* enable host controller */
|
|
#define PIIX_SMB_HOSTC_SMI (0 << 17) /* SMI */
|
|
#define PIIX_SMB_HOSTC_IRQ (4 << 17) /* IRQ */
|
|
#define PIIX_SMB_HOSTC_INTMASK (7 << 17)
|
|
|
|
/* SMBus I/O registers */
|
|
#define PIIX_SMB_HS 0x00 /* host status */
|
|
#define PIIX_SMB_HS_BUSY (1 << 0) /* running a command */
|
|
#define PIIX_SMB_HS_INTR (1 << 1) /* command completed */
|
|
#define PIIX_SMB_HS_DEVERR (1 << 2) /* command error */
|
|
#define PIIX_SMB_HS_BUSERR (1 << 3) /* transaction collision */
|
|
#define PIIX_SMB_HS_FAILED (1 << 4) /* failed bus transaction */
|
|
#define PIIX_SMB_HS_BITS "\020\001BUSY\002INTR\003DEVERR\004BUSERR\005FAILED"
|
|
#define PIIX_SMB_HC 0x02 /* host control */
|
|
#define PIIX_SMB_HC_INTREN (1 << 0) /* enable interrupts */
|
|
#define PIIX_SMB_HC_KILL (1 << 1) /* kill current transaction */
|
|
#define PIIX_SMB_HC_CMD_QUICK (0 << 2) /* QUICK command */
|
|
#define PIIX_SMB_HC_CMD_BYTE (1 << 2) /* BYTE command */
|
|
#define PIIX_SMB_HC_CMD_BDATA (2 << 2) /* BYTE DATA command */
|
|
#define PIIX_SMB_HC_CMD_WDATA (3 << 2) /* WORD DATA command */
|
|
#define PIIX_SMB_HC_CMD_BLOCK (5 << 2) /* BLOCK command */
|
|
#define PIIX_SMB_HC_START (1 << 6) /* start transaction */
|
|
#define PIIX_SMB_HCMD 0x03 /* host command */
|
|
#define PIIX_SMB_TXSLVA 0x04 /* transmit slave address */
|
|
#define PIIX_SMB_TXSLVA_READ (1 << 0) /* read direction */
|
|
#define PIIX_SMB_TXSLVA_ADDR(x) (((x) & 0x7f) << 1) /* 7-bit address */
|
|
#define PIIX_SMB_HD0 0x05 /* host data 0 */
|
|
#define PIIX_SMB_HD1 0x06 /* host data 1 */
|
|
#define PIIX_SMB_HBDB 0x07 /* host block data byte */
|
|
#define PIIX_SMB_SC 0x08 /* slave control */
|
|
#define PIIX_SMB_SC_ALERTEN (1 << 3) /* enable SMBALERT# */
|
|
|
|
/* Power management I/O registers */
|
|
#define PIIX_PM_PMTMR 0x08 /* power management timer */
|
|
|
|
/* Misc */
|
|
#define PIIX_PM_SIZE 0x38 /* Power management I/O space size */
|
|
#define PIIX_SMB_SIZE 0x10 /* SMBus I/O space size */
|
|
|
|
#endif /* !_DEV_PCI_PIIXREG_H_ */
|