b0345c674e
(violating the PC Card spec), so... use the "power cycle" socket event to determine when we've reached Vcc before proceeding, rather than using a fixed amount of time. This has the double advantage that it makes the card attach time even shorter on sane systems -- the minimum is now ~38ms on my i8500 rather than 222ms. Probably a similar change should be made to pcic, but it was hard enough figuring out whether it would work with pccbb. The chip specs suck. For now, I'm leaving in a couple of additional printf()s in the hope that I will get some interesting data from them.
185 lines
5.6 KiB
C
185 lines
5.6 KiB
C
/* $NetBSD: pccbbvar.h,v 1.22 2005/01/16 08:51:55 mycroft Exp $ */
|
|
/*
|
|
* Copyright (c) 1999 HAYAKAWA Koichi. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by HAYAKAWA Koichi.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/* require sys/device.h */
|
|
/* require sys/queue.h */
|
|
/* require sys/callout.h */
|
|
/* require dev/ic/i82365reg.h */
|
|
/* require dev/ic/i82365var.h */
|
|
|
|
#ifndef _DEV_PCI_PCCBBVAR_H_
|
|
#define _DEV_PCI_PCCBBVAR_H_
|
|
|
|
#define PCIC_FLAG_SOCKETP 0x0001
|
|
#define PCIC_FLAG_CARDP 0x0002
|
|
|
|
/* Chipset ID */
|
|
#define CB_UNKNOWN 0 /* NOT Cardbus-PCI bridge */
|
|
#define CB_TI113X 1 /* TI PCI1130/1131 */
|
|
#define CB_TI12XX 2 /* TI PCI12xx/14xx/44xx/15xx/45xx */
|
|
#define CB_RX5C47X 3 /* RICOH RX5C475/476/477 */
|
|
#define CB_RX5C46X 4 /* RICOH RX5C465/466/467 */
|
|
#define CB_TOPIC95 5 /* Toshiba ToPIC95 */
|
|
#define CB_TOPIC95B 6 /* Toshiba ToPIC95B */
|
|
#define CB_TOPIC97 7 /* Toshiba ToPIC97 */
|
|
#define CB_CIRRUS 8 /* Cirrus Logic CL-PD683X */
|
|
#define CB_TI125X 9 /* TI PCI1250/1251(B)/1450 */
|
|
#define CB_CHIPS_LAST 10 /* Sentinel */
|
|
|
|
#if 0
|
|
static char *cb_chipset_name[CB_CHIPS_LAST] = {
|
|
"unknown", "TI 113X", "TI 12XX", "RF5C47X", "RF5C46X", "ToPIC95",
|
|
"ToPIC95B", "ToPIC97", "CL-PD 683X", "TI 125X",
|
|
};
|
|
#endif
|
|
|
|
struct pccbb_softc;
|
|
struct pccbb_intrhand_list;
|
|
|
|
|
|
struct cbb_pcic_handle {
|
|
struct device *ph_parent;
|
|
bus_space_tag_t ph_base_t;
|
|
bus_space_handle_t ph_base_h;
|
|
u_int8_t (*ph_read) __P((struct cbb_pcic_handle *, int));
|
|
void (*ph_write) __P((struct cbb_pcic_handle *, int, u_int8_t));
|
|
int sock;
|
|
|
|
int vendor;
|
|
int flags;
|
|
int memalloc;
|
|
struct {
|
|
bus_addr_t addr;
|
|
bus_size_t size;
|
|
long offset;
|
|
int kind;
|
|
} mem[PCIC_MEM_WINS];
|
|
int ioalloc;
|
|
struct {
|
|
bus_addr_t addr;
|
|
bus_size_t size;
|
|
int width;
|
|
} io[PCIC_IO_WINS];
|
|
int ih_irq;
|
|
struct device *pcmcia;
|
|
|
|
int shutdown;
|
|
};
|
|
|
|
struct pccbb_win_chain {
|
|
bus_addr_t wc_start; /* Caution: region [start, end], */
|
|
bus_addr_t wc_end; /* instead of [start, end). */
|
|
int wc_flags;
|
|
bus_space_handle_t wc_handle;
|
|
TAILQ_ENTRY(pccbb_win_chain) wc_list;
|
|
};
|
|
#define PCCBB_MEM_CACHABLE 1
|
|
|
|
TAILQ_HEAD(pccbb_win_chain_head, pccbb_win_chain);
|
|
|
|
struct pccbb_softc {
|
|
struct device sc_dev;
|
|
bus_space_tag_t sc_iot;
|
|
bus_space_tag_t sc_memt;
|
|
bus_dma_tag_t sc_dmat;
|
|
|
|
#if rbus
|
|
rbus_tag_t sc_rbus_iot; /* rbus for i/o donated from parent */
|
|
rbus_tag_t sc_rbus_memt; /* rbus for mem donated from parent */
|
|
#endif
|
|
|
|
bus_space_tag_t sc_base_memt;
|
|
bus_space_handle_t sc_base_memh;
|
|
|
|
struct callout sc_insert_ch;
|
|
|
|
void *sc_ih; /* interrupt handler */
|
|
struct pci_attach_args sc_pa; /* copy of our attach args */
|
|
int sc_function;
|
|
u_int32_t sc_flags;
|
|
#define CBB_CARDEXIST 0x01
|
|
#define CBB_INSERTING 0x01000000
|
|
#define CBB_16BITCARD 0x04
|
|
#define CBB_32BITCARD 0x08
|
|
#define CBB_MEMHMAPPED 0x02000000
|
|
|
|
pci_chipset_tag_t sc_pc;
|
|
pcitag_t sc_tag;
|
|
int sc_chipset; /* chipset id */
|
|
|
|
bus_addr_t sc_mem_start; /* CardBus/PCMCIA memory start */
|
|
bus_addr_t sc_mem_end; /* CardBus/PCMCIA memory end */
|
|
bus_addr_t sc_io_start; /* CardBus/PCMCIA io start */
|
|
bus_addr_t sc_io_end; /* CardBus/PCMCIA io end */
|
|
|
|
pcireg_t sc_sockbase; /* Socket base register */
|
|
pcireg_t sc_busnum; /* bus number */
|
|
|
|
/* CardBus stuff */
|
|
struct cardslot_softc *sc_csc;
|
|
|
|
struct pccbb_win_chain_head sc_memwindow;
|
|
struct pccbb_win_chain_head sc_iowindow;
|
|
|
|
/* pcmcia stuff */
|
|
struct pcic_handle sc_pcmcia_h;
|
|
pcmcia_chipset_tag_t sc_pct;
|
|
int sc_pcmcia_flags;
|
|
#define PCCBB_PCMCIA_IO_RELOC 0x01 /* IO addr relocatable stuff exists */
|
|
#define PCCBB_PCMCIA_MEM_32 0x02 /* 32-bit memory address ready */
|
|
|
|
struct proc *sc_event_thread;
|
|
SIMPLEQ_HEAD(, pcic_event) sc_events;
|
|
int sc_pwrcycle;
|
|
|
|
/* interrupt handler list on the bridge */
|
|
LIST_HEAD(, pccbb_intrhand_list) sc_pil;
|
|
int sc_pil_intr_enable; /* can i call intr handler for child device? */
|
|
|
|
int sc_pwrmgt_offs; /* Offset for power management capability */
|
|
};
|
|
|
|
/*
|
|
* struct pccbb_intrhand_list holds interrupt handler and argument for
|
|
* child devices.
|
|
*/
|
|
|
|
struct pccbb_intrhand_list {
|
|
int (*pil_func) __P((void *));
|
|
void *pil_arg;
|
|
int pil_level;
|
|
LIST_ENTRY(pccbb_intrhand_list) pil_next;
|
|
};
|
|
|
|
void pccbb_intr_route __P((struct pccbb_softc *sc));
|
|
|
|
|
|
#endif /* _DEV_PCI_PCCBBREG_H_ */
|