308 lines
9.1 KiB
C
308 lines
9.1 KiB
C
/* $NetBSD: plumpower.c,v 1.7 2002/01/29 18:53:11 uch Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1999, 2000 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by UCHIYAMA Yasushi.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the NetBSD
|
|
* Foundation, Inc. and its contributors.
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#undef PLUMPOWERDEBUG
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/device.h>
|
|
#include <sys/malloc.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <machine/intr.h>
|
|
|
|
#include <hpcmips/tx/tx39var.h>
|
|
#include <hpcmips/dev/plumvar.h>
|
|
#include <hpcmips/dev/plumpowervar.h>
|
|
#include <hpcmips/dev/plumpowerreg.h>
|
|
|
|
#ifdef PLUMPOWERDEBUG
|
|
int plumpower_debug = 1;
|
|
#define DPRINTF(arg) if (plumpower_debug) printf arg;
|
|
#define DPRINTFN(n, arg) if (plumpower_debug > (n)) printf arg;
|
|
#else
|
|
#define DPRINTF(arg)
|
|
#define DPRINTFN(n, arg)
|
|
#endif
|
|
|
|
int plumpower_match(struct device *, struct cfdata *, void *);
|
|
void plumpower_attach(struct device *, struct device *, void *);
|
|
|
|
struct plumpower_softc {
|
|
struct device sc_dev;
|
|
plum_chipset_tag_t sc_pc;
|
|
bus_space_tag_t sc_regt;
|
|
bus_space_handle_t sc_regh;
|
|
};
|
|
|
|
struct cfattach plumpower_ca = {
|
|
sizeof(struct plumpower_softc), plumpower_match, plumpower_attach
|
|
};
|
|
|
|
#ifdef PLUMPOWERDEBUG
|
|
static void plumpower_dump(struct plumpower_softc *);
|
|
#endif
|
|
|
|
int
|
|
plumpower_match(struct device *parent, struct cfdata *cf, void *aux)
|
|
{
|
|
return 2; /* 1st attach group */
|
|
}
|
|
|
|
void
|
|
plumpower_attach(struct device *parent, struct device *self, void *aux)
|
|
{
|
|
struct plum_attach_args *pa = aux;
|
|
struct plumpower_softc *sc = (void*)self;
|
|
|
|
printf("\n");
|
|
sc->sc_pc = pa->pa_pc;
|
|
sc->sc_regt = pa->pa_regt;
|
|
|
|
if (bus_space_map(sc->sc_regt, PLUM_POWER_REGBASE,
|
|
PLUM_POWER_REGSIZE, 0, &sc->sc_regh)) {
|
|
printf(": register map failed\n");
|
|
return;
|
|
}
|
|
plum_conf_register_power(sc->sc_pc, (void*)sc);
|
|
#ifdef PLUMPOWERDEBUG
|
|
plumpower_dump(sc);
|
|
#endif
|
|
/* disable all power/clock */
|
|
plum_conf_write(sc->sc_regt, sc->sc_regh,
|
|
PLUM_POWER_PWRCONT_REG, 0);
|
|
plum_conf_write(sc->sc_regt, sc->sc_regh,
|
|
PLUM_POWER_CLKCONT_REG, 0);
|
|
|
|
/* enable MCS interface from TX3922 */
|
|
plum_conf_write(sc->sc_regt, sc->sc_regh, PLUM_POWER_INPENA_REG,
|
|
PLUM_POWER_INPENA);
|
|
}
|
|
|
|
void
|
|
plum_power_ioreset(plum_chipset_tag_t pc)
|
|
{
|
|
struct plumpower_softc *sc = pc->pc_powert;
|
|
bus_space_tag_t regt = sc->sc_regt;
|
|
bus_space_handle_t regh = sc->sc_regh;
|
|
|
|
plum_conf_write(regt, regh, PLUM_POWER_RESETC_REG,
|
|
PLUM_POWER_RESETC_IO5CL1 |
|
|
PLUM_POWER_RESETC_IO5CL1);
|
|
plum_conf_write(regt, regh, PLUM_POWER_RESETC_REG, 0);
|
|
}
|
|
|
|
void*
|
|
plum_power_establish(plum_chipset_tag_t pc, int src)
|
|
{
|
|
struct plumpower_softc *sc = pc->pc_powert;
|
|
bus_space_tag_t regt = sc->sc_regt;
|
|
bus_space_handle_t regh = sc->sc_regh;
|
|
plumreg_t pwrreg, clkreg;
|
|
|
|
pwrreg = plum_conf_read(regt, regh, PLUM_POWER_PWRCONT_REG);
|
|
clkreg = plum_conf_read(regt, regh, PLUM_POWER_CLKCONT_REG);
|
|
|
|
switch(src) {
|
|
default:
|
|
panic("plum_power_establish: unknown power source");
|
|
case PLUM_PWR_LCD:
|
|
pwrreg |= PLUM_POWER_PWRCONT_LCDPWR;
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
pwrreg |= PLUM_POWER_PWRCONT_LCDDSP;
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
pwrreg |= PLUM_POWER_PWRCONT_LCDOE;
|
|
break;
|
|
case PLUM_PWR_BKL:
|
|
pwrreg |= PLUM_POWER_PWRCONT_BKLIGHT;
|
|
break;
|
|
case PLUM_PWR_IO5:
|
|
/* reset I/O bus (High/Low) */
|
|
plum_power_ioreset(pc);
|
|
|
|
/* supply power */
|
|
pwrreg |= PLUM_POWER_PWRCONT_IO5PWR;
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
|
|
/* output enable & supply clock */
|
|
pwrreg |= PLUM_POWER_PWRCONT_IO5OE;
|
|
clkreg |= PLUM_POWER_CLKCONT_IO5CLK;
|
|
break;
|
|
case PLUM_PWR_EXTPW0:
|
|
pwrreg |= PLUM_POWER_PWRCONT_EXTPW0;
|
|
break;
|
|
case PLUM_PWR_EXTPW1:
|
|
pwrreg |= PLUM_POWER_PWRCONT_EXTPW1;
|
|
break;
|
|
case PLUM_PWR_EXTPW2:
|
|
pwrreg |= PLUM_POWER_PWRCONT_EXTPW2;
|
|
break;
|
|
case PLUM_PWR_USB:
|
|
/* output enable */
|
|
pwrreg |= PLUM_POWER_PWRCONT_USBEN;
|
|
/* supply clock to the USB host controller */
|
|
clkreg |= PLUM_POWER_CLKCONT_USBCLK1;
|
|
/*
|
|
* clock supply is adaptively controlled by hardware
|
|
* (recommended)
|
|
*/
|
|
clkreg &= ~PLUM_POWER_CLKCONT_USBCLK2;
|
|
break;
|
|
case PLUM_PWR_SM:
|
|
clkreg |= PLUM_POWER_CLKCONT_SMCLK;
|
|
break;
|
|
case PLUM_PWR_PCC1:
|
|
clkreg |= PLUM_POWER_CLKCONT_PCCCLK1;
|
|
break;
|
|
case PLUM_PWR_PCC2:
|
|
clkreg |= PLUM_POWER_CLKCONT_PCCCLK2;
|
|
break;
|
|
}
|
|
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
plum_conf_write(regt, regh, PLUM_POWER_CLKCONT_REG, clkreg);
|
|
#ifdef PLUMPOWERDEBUG
|
|
plumpower_dump(sc);
|
|
#endif
|
|
return (void*)src;
|
|
}
|
|
|
|
void
|
|
plum_power_disestablish(plum_chipset_tag_t pc, int ph)
|
|
{
|
|
struct plumpower_softc *sc = pc->pc_powert;
|
|
bus_space_tag_t regt = sc->sc_regt;
|
|
bus_space_handle_t regh = sc->sc_regh;
|
|
int src = (int)ph;
|
|
plumreg_t pwrreg, clkreg;
|
|
|
|
pwrreg = plum_conf_read(regt, regh, PLUM_POWER_PWRCONT_REG);
|
|
clkreg = plum_conf_read(regt, regh, PLUM_POWER_CLKCONT_REG);
|
|
|
|
switch(src) {
|
|
default:
|
|
panic("plum_power_disestablish: unknown power source");
|
|
case PLUM_PWR_LCD:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_LCDOE;
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_LCDDSP;
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_LCDPWR;
|
|
break;
|
|
case PLUM_PWR_BKL:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_BKLIGHT;
|
|
break;
|
|
case PLUM_PWR_IO5:
|
|
pwrreg &= ~(PLUM_POWER_PWRCONT_IO5PWR |
|
|
PLUM_POWER_PWRCONT_IO5OE);
|
|
clkreg &= ~PLUM_POWER_CLKCONT_IO5CLK;
|
|
break;
|
|
case PLUM_PWR_EXTPW0:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_EXTPW0;
|
|
break;
|
|
case PLUM_PWR_EXTPW1:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_EXTPW1;
|
|
break;
|
|
case PLUM_PWR_EXTPW2:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_EXTPW2;
|
|
break;
|
|
case PLUM_PWR_USB:
|
|
pwrreg &= ~PLUM_POWER_PWRCONT_USBEN;
|
|
clkreg &= ~(PLUM_POWER_CLKCONT_USBCLK1 |
|
|
PLUM_POWER_CLKCONT_USBCLK2);
|
|
break;
|
|
case PLUM_PWR_SM:
|
|
clkreg &= ~PLUM_POWER_CLKCONT_SMCLK;
|
|
break;
|
|
case PLUM_PWR_PCC1:
|
|
clkreg &= ~PLUM_POWER_CLKCONT_PCCCLK1;
|
|
break;
|
|
case PLUM_PWR_PCC2:
|
|
clkreg &= ~PLUM_POWER_CLKCONT_PCCCLK2;
|
|
break;
|
|
}
|
|
|
|
plum_conf_write(regt, regh, PLUM_POWER_PWRCONT_REG, pwrreg);
|
|
plum_conf_write(regt, regh, PLUM_POWER_CLKCONT_REG, clkreg);
|
|
#ifdef PLUMPOWERDEBUG
|
|
plumpower_dump(sc);
|
|
#endif
|
|
}
|
|
|
|
#ifdef PLUMPOWERDEBUG
|
|
#define ISPOWERSUPPLY(r, m) dbg_bitmask_print(r, PLUM_POWER_PWRCONT_##m, #m)
|
|
#define ISCLOCKSUPPLY(r, m) dbg_bitmask_print(r, PLUM_POWER_CLKCONT_##m, #m)
|
|
static void
|
|
plumpower_dump(struct plumpower_softc *sc)
|
|
{
|
|
bus_space_tag_t regt = sc->sc_regt;
|
|
bus_space_handle_t regh = sc->sc_regh;
|
|
plumreg_t reg;
|
|
|
|
reg = plum_conf_read(regt, regh, PLUM_POWER_PWRCONT_REG);
|
|
printf(" power:");
|
|
ISPOWERSUPPLY(reg, USBEN);
|
|
ISPOWERSUPPLY(reg, IO5OE);
|
|
ISPOWERSUPPLY(reg, LCDOE);
|
|
ISPOWERSUPPLY(reg, EXTPW2);
|
|
ISPOWERSUPPLY(reg, EXTPW1);
|
|
ISPOWERSUPPLY(reg, EXTPW0);
|
|
ISPOWERSUPPLY(reg, IO5PWR);
|
|
ISPOWERSUPPLY(reg, BKLIGHT);
|
|
ISPOWERSUPPLY(reg, LCDPWR);
|
|
ISPOWERSUPPLY(reg, LCDDSP);
|
|
reg = plum_conf_read(regt, regh, PLUM_POWER_CLKCONT_REG);
|
|
printf("\n clock:");
|
|
ISCLOCKSUPPLY(reg, USBCLK2);
|
|
ISCLOCKSUPPLY(reg, USBCLK1);
|
|
ISCLOCKSUPPLY(reg, IO5CLK);
|
|
ISCLOCKSUPPLY(reg, SMCLK);
|
|
ISCLOCKSUPPLY(reg, PCCCLK2);
|
|
ISCLOCKSUPPLY(reg, PCCCLK1);
|
|
reg = plum_conf_read(regt, regh, PLUM_POWER_INPENA_REG);
|
|
printf("\n MCS interface %sebled",
|
|
reg & PLUM_POWER_INPENA ? "en" : "dis");
|
|
reg = plum_conf_read(regt, regh, PLUM_POWER_RESETC_REG);
|
|
printf("\n IO5 reset:%s %s",
|
|
reg & PLUM_POWER_RESETC_IO5CL0 ? "CLRL" : "",
|
|
reg & PLUM_POWER_RESETC_IO5CL1 ? "CLRH" : "");
|
|
printf("\n");
|
|
}
|
|
#endif /* PLUMPOWERDEBUG */
|
|
|