9c855e4d1b
These alternative macros have a workaround for the STM^ bug in revision < 3 StrongARM CPU's that causes incorrect register saving if a cache line fill is in progress during the STM.