324 lines
9.5 KiB
C
324 lines
9.5 KiB
C
/*
|
|
* Copyright (c) 1998 Martin Husemann. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. Neither the name of the author nor the names of any co-contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
* 4. Altered versions must be plainly marked as such, and must not be
|
|
* misrepresented as being the original software and/or documentation.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
*---------------------------------------------------------------------------
|
|
*
|
|
* ELSA MicroLink ISDN/MC card specific routines
|
|
* ---------------------------------------------
|
|
*
|
|
* $Id: i4b_elsa_isdnmc.c,v 1.1.1.1 2001/01/05 12:50:21 martin Exp $
|
|
*
|
|
* last edit-date: [Fri Jan 5 11:39:32 2001]
|
|
*
|
|
* -mh added support for elsa ISDN/mc
|
|
*
|
|
*---------------------------------------------------------------------------*/
|
|
|
|
#include "opt_isicpcmcia.h"
|
|
#ifdef ISICPCMCIA_ELSA_ISDNMC
|
|
|
|
#include <sys/param.h>
|
|
#if defined(__FreeBSD__) && __FreeBSD__ >= 3
|
|
#include <sys/ioccom.h>
|
|
#else
|
|
#include <sys/ioctl.h>
|
|
#endif
|
|
#include <sys/kernel.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/mbuf.h>
|
|
|
|
#ifdef __FreeBSD__
|
|
#include <machine/clock.h>
|
|
#include <i386/isa/isa_device.h>
|
|
#else
|
|
#include <machine/bus.h>
|
|
#include <sys/device.h>
|
|
#endif
|
|
|
|
#include <sys/socket.h>
|
|
#include <net/if.h>
|
|
|
|
#if defined(__NetBSD__) && __NetBSD_Version__ >= 104230000
|
|
#include <sys/callout.h>
|
|
#endif
|
|
|
|
#ifdef __FreeBSD__
|
|
#include <machine/i4b_debug.h>
|
|
#include <machine/i4b_ioctl.h>
|
|
#else
|
|
#include <netisdn/i4b_debug.h>
|
|
#include <netisdn/i4b_ioctl.h>
|
|
|
|
#include <dev/pcmcia/pcmciareg.h>
|
|
#include <dev/pcmcia/pcmciavar.h>
|
|
#endif
|
|
|
|
#include <dev/ic/i4b_isicl1.h>
|
|
#include <dev/ic/i4b_isac.h>
|
|
#include <dev/ic/i4b_hscx.h>
|
|
|
|
#include <dev/pcmcia/pcmcia_isic.h>
|
|
|
|
#ifndef __FreeBSD__
|
|
/* PCMCIA support routines */
|
|
static u_int8_t elsa_isdnmc_read_reg __P((struct l1_softc *sc, int what, bus_size_t offs));
|
|
static void elsa_isdnmc_write_reg __P((struct l1_softc *sc, int what, bus_size_t offs, u_int8_t data));
|
|
static void elsa_isdnmc_read_fifo __P((struct l1_softc *sc, int what, void *buf, size_t size));
|
|
static void elsa_isdnmc_write_fifo __P((struct l1_softc *sc, int what, const void *data, size_t size));
|
|
static void elsa_isdnmc_clrirq __P((struct l1_softc *sc));
|
|
#endif
|
|
|
|
/*
|
|
* The ELSA MicroLink ISDN/MC uses one contigous IO region,
|
|
* mapped by the pcmcia code.
|
|
* The chip access is via three ports:
|
|
*/
|
|
#define ISAC_DATA 1 /* ISAC dataport at offset 1 */
|
|
#define HSCX_DATA 2 /* HSCX dataport at offset 2 */
|
|
#define ADDR_LATCH 4 /* address latch at offset 4 */
|
|
|
|
/* This is very similar to the ELSA QuickStep 1000 (ISA) card */
|
|
|
|
#ifdef __FreeBSD__
|
|
static void
|
|
elsa_isdnmc_clrirq(void *base)
|
|
{
|
|
}
|
|
#else
|
|
static void
|
|
elsa_isdnmc_clrirq(struct l1_softc *sc)
|
|
{
|
|
ISAC_WRITE(I_MASK, 0xff);
|
|
HSCX_WRITE(0, H_MASK, 0xff);
|
|
HSCX_WRITE(1, H_MASK, 0xff);
|
|
ISAC_WRITE(I_MASK, ISAC_IMASK);
|
|
HSCX_WRITE(0, H_MASK, HSCX_A_IMASK);
|
|
HSCX_WRITE(1, H_MASK, HSCX_B_IMASK);
|
|
}
|
|
#endif
|
|
|
|
/*---------------------------------------------------------------------------*
|
|
* read fifo routines
|
|
*---------------------------------------------------------------------------*/
|
|
#ifdef __FreeBSD__
|
|
static void
|
|
elsa_isdnmc_read_fifo(void *buf, const void *base, size_t len)
|
|
{
|
|
}
|
|
#else
|
|
static void
|
|
elsa_isdnmc_read_fifo(struct l1_softc *sc, int what, void *buf, size_t size)
|
|
{
|
|
bus_space_tag_t t = sc->sc_maps[0].t;
|
|
bus_space_handle_t h = sc->sc_maps[0].h;
|
|
switch (what) {
|
|
case ISIC_WHAT_ISAC:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0);
|
|
bus_space_read_multi_1(t, h, ISAC_DATA, buf, size);
|
|
break;
|
|
case ISIC_WHAT_HSCXA:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0);
|
|
bus_space_read_multi_1(t, h, HSCX_DATA, buf, size);
|
|
break;
|
|
case ISIC_WHAT_HSCXB:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0x40);
|
|
bus_space_read_multi_1(t, h, HSCX_DATA, buf, size);
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/*---------------------------------------------------------------------------*
|
|
* write fifo routines
|
|
*---------------------------------------------------------------------------*/
|
|
#ifdef __FreeBSD__
|
|
static void
|
|
elsa_isdnmc_write_fifo(void *base, const void *buf, size_t len)
|
|
{
|
|
}
|
|
#else
|
|
static void
|
|
elsa_isdnmc_write_fifo(struct l1_softc *sc, int what, const void *buf, size_t size)
|
|
{
|
|
bus_space_tag_t t = sc->sc_maps[0].t;
|
|
bus_space_handle_t h = sc->sc_maps[0].h;
|
|
switch (what) {
|
|
case ISIC_WHAT_ISAC:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0);
|
|
bus_space_write_multi_1(t, h, ISAC_DATA, (u_int8_t*)buf, size);
|
|
break;
|
|
case ISIC_WHAT_HSCXA:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0);
|
|
bus_space_write_multi_1(t, h, HSCX_DATA, (u_int8_t*)buf, size);
|
|
break;
|
|
case ISIC_WHAT_HSCXB:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0x40);
|
|
bus_space_write_multi_1(t, h, HSCX_DATA, (u_int8_t*)buf, size);
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/*---------------------------------------------------------------------------*
|
|
* write register routines
|
|
*---------------------------------------------------------------------------*/
|
|
#ifdef __FreeBSD__
|
|
static void
|
|
elsa_isdnmc_write_reg(u_char *base, u_int offset, u_int v)
|
|
{
|
|
}
|
|
#else
|
|
static void
|
|
elsa_isdnmc_write_reg(struct l1_softc *sc, int what, bus_size_t offs, u_int8_t data)
|
|
{
|
|
bus_space_tag_t t = sc->sc_maps[0].t;
|
|
bus_space_handle_t h = sc->sc_maps[0].h;
|
|
switch (what) {
|
|
case ISIC_WHAT_ISAC:
|
|
bus_space_write_1(t, h, ADDR_LATCH, offs);
|
|
bus_space_write_1(t, h, ISAC_DATA, data);
|
|
break;
|
|
case ISIC_WHAT_HSCXA:
|
|
bus_space_write_1(t, h, ADDR_LATCH, offs);
|
|
bus_space_write_1(t, h, HSCX_DATA, data);
|
|
break;
|
|
case ISIC_WHAT_HSCXB:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0x40+offs);
|
|
bus_space_write_1(t, h, HSCX_DATA, data);
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/*---------------------------------------------------------------------------*
|
|
* read register routines
|
|
*---------------------------------------------------------------------------*/
|
|
#ifdef __FreeBSD__
|
|
static u_char
|
|
elsa_isdnmc_read_reg(u_char *base, u_int offset)
|
|
{
|
|
return 0;
|
|
}
|
|
#else
|
|
static u_int8_t
|
|
elsa_isdnmc_read_reg(struct l1_softc *sc, int what, bus_size_t offs)
|
|
{
|
|
bus_space_tag_t t = sc->sc_maps[0].t;
|
|
bus_space_handle_t h = sc->sc_maps[0].h;
|
|
switch (what) {
|
|
case ISIC_WHAT_ISAC:
|
|
bus_space_write_1(t, h, ADDR_LATCH, offs);
|
|
return bus_space_read_1(t, h, ISAC_DATA);
|
|
case ISIC_WHAT_HSCXA:
|
|
bus_space_write_1(t, h, ADDR_LATCH, offs);
|
|
return bus_space_read_1(t, h, HSCX_DATA);
|
|
case ISIC_WHAT_HSCXB:
|
|
bus_space_write_1(t, h, ADDR_LATCH, 0x40+offs);
|
|
return bus_space_read_1(t, h, HSCX_DATA);
|
|
}
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef __FreeBSD__
|
|
#else
|
|
|
|
/*
|
|
* XXX - one time only! Some of this has to go into an enable
|
|
* function, with apropriate counterpart in disable, so a card
|
|
* could be removed an inserted again. But never mind for now,
|
|
* this won't work anyway for several reasons (both in NetBSD
|
|
* and in I4B).
|
|
*/
|
|
int
|
|
isic_attach_elsaisdnmc(struct pcmcia_l1_softc *psc, struct pcmcia_config_entry *cfe, struct pcmcia_attach_args *pa)
|
|
{
|
|
struct l1_softc *sc = &psc->sc_isic;
|
|
bus_space_tag_t t;
|
|
bus_space_handle_t h;
|
|
|
|
/* Validate config info */
|
|
if (cfe->num_memspace != 0)
|
|
printf(": unexpected number of memory spaces %d should be 0\n",
|
|
cfe->num_memspace);
|
|
if (cfe->num_iospace != 1)
|
|
printf(": unexpected number of memory spaces %d should be 1\n",
|
|
cfe->num_iospace);
|
|
|
|
/* Allocate pcmcia space */
|
|
if (pcmcia_io_alloc(pa->pf, 0, cfe->iospace[0].length,
|
|
cfe->iospace[0].length, &psc->sc_pcioh))
|
|
printf(": can't allocate i/o space\n");
|
|
|
|
/* map them */
|
|
if (pcmcia_io_map(pa->pf, ((cfe->flags & PCMCIA_CFE_IO16) ?
|
|
PCMCIA_WIDTH_IO16 : PCMCIA_WIDTH_IO8), 0,
|
|
cfe->iospace[0].length, &psc->sc_pcioh, &psc->sc_io_window)) {
|
|
printf(": can't map i/o space\n");
|
|
return 0;
|
|
}
|
|
|
|
/* OK, this will work! */
|
|
sc->sc_cardtyp = CARD_TYPEP_ELSAMLIMC;
|
|
|
|
/* Setup bus space maps */
|
|
sc->sc_num_mappings = 1;
|
|
MALLOC_MAPS(sc);
|
|
|
|
/* Copy our handles/tags to the MI maps */
|
|
sc->sc_maps[0].t = psc->sc_pcioh.iot;
|
|
sc->sc_maps[0].h = psc->sc_pcioh.ioh;
|
|
sc->sc_maps[0].offset = 0;
|
|
sc->sc_maps[0].size = 0; /* not our mapping */
|
|
|
|
t = sc->sc_maps[0].t;
|
|
h = sc->sc_maps[0].h;
|
|
|
|
sc->clearirq = elsa_isdnmc_clrirq;
|
|
|
|
sc->readreg = elsa_isdnmc_read_reg;
|
|
sc->writereg = elsa_isdnmc_write_reg;
|
|
|
|
sc->readfifo = elsa_isdnmc_read_fifo;
|
|
sc->writefifo = elsa_isdnmc_write_fifo;
|
|
|
|
/* setup IOM bus type */
|
|
|
|
sc->sc_bustyp = BUS_TYPE_IOM2;
|
|
|
|
sc->sc_ipac = 0;
|
|
sc->sc_bfifolen = HSCX_FIFO_LEN;
|
|
|
|
return 1;
|
|
}
|
|
#endif
|
|
|
|
#endif /* ISICPCMCIA_ELSA_ISDNMC */
|