123 lines
4.3 KiB
C
123 lines
4.3 KiB
C
/* $NetBSD: dtide.c,v 1.1 2000/05/09 21:56:03 bjh21 Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 2000 Ben Harris
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
/* This file is part of NetBSD/arm26 -- a port of NetBSD to ARM2/3 machines. */
|
|
/*
|
|
* dtide.c - Driver for the D.T. Software IDE interface.
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
|
|
__RCSID("$NetBSD: dtide.c,v 1.1 2000/05/09 21:56:03 bjh21 Exp $");
|
|
|
|
#include <sys/device.h>
|
|
#include <sys/systm.h>
|
|
#include <machine/bus.h>
|
|
#include <machine/irq.h>
|
|
|
|
#include <arch/arm26/podulebus/podulebus.h>
|
|
#include <arch/arm32/podulebus/podules.h>
|
|
#include <arch/arm26/podulebus/dtidereg.h>
|
|
|
|
#include <dev/ata/atavar.h>
|
|
#include <dev/ic/wdcvar.h>
|
|
|
|
struct dtide_softc {
|
|
struct wdc_softc sc_wdc;
|
|
struct channel_softc *sc_chp[2]; /* pointers to the following */
|
|
struct channel_softc sc_chan[2];
|
|
struct irq_handler *sc_ih[2];
|
|
bus_space_tag_t sc_magict;
|
|
bus_space_handle_t sc_magich;
|
|
};
|
|
|
|
static int dtide_match(struct device *, struct cfdata *, void *);
|
|
static void dtide_attach(struct device *, struct device *, void *);
|
|
|
|
struct cfattach dtide_ca = {
|
|
sizeof(struct dtide_softc), dtide_match, dtide_attach
|
|
};
|
|
|
|
static int
|
|
dtide_match(struct device *parent, struct cfdata *cf, void *aux)
|
|
{
|
|
struct podulebus_attach_args *pa = aux;
|
|
|
|
return IS_PODULE(pa, MANUFACTURER_DTSOFT, PODULE_DTSOFT_IDE);
|
|
}
|
|
|
|
static void
|
|
dtide_attach(struct device *parent, struct device *self, void *aux)
|
|
{
|
|
struct podulebus_attach_args *pa = aux;
|
|
struct dtide_softc *sc = (void *)self;
|
|
int i;
|
|
bus_space_tag_t bst;
|
|
bus_space_handle_t bsh;
|
|
|
|
sc->sc_wdc.cap = WDC_CAPABILITY_DATA16;
|
|
sc->sc_wdc.PIO_cap = 0; /* XXX correct? */
|
|
sc->sc_wdc.DMA_cap = 0; /* XXX correct? */
|
|
sc->sc_wdc.UDMA_cap = 0;
|
|
sc->sc_wdc.nchannels = 2;
|
|
sc->sc_wdc.channels = sc->sc_chp;
|
|
sc->sc_chp[0] = &sc->sc_chan[0];
|
|
sc->sc_chp[1] = &sc->sc_chan[1];
|
|
sc->sc_magict = pa->pa_fast_t;
|
|
bus_space_subregion(pa->pa_fast_t, pa->pa_fast_h, DTIDE_MAGICBASE >> 2,
|
|
1, &sc->sc_magich);
|
|
bus_space_shift(pa->pa_fast_t, pa->pa_fast_h, DTIDE_REGSHIFT,
|
|
&bst, &bsh);
|
|
for (i = 0; i < 2; i++) {
|
|
sc->sc_chan[i].channel = i;
|
|
sc->sc_chan[i].wdc = &sc->sc_wdc;
|
|
sc->sc_chan[i].cmd_iot = bst;
|
|
sc->sc_chan[i].ctl_iot = bst;
|
|
}
|
|
bus_space_subregion(bst, bsh, DTIDE_CMDBASE0 >> 5, 0x100,
|
|
&sc->sc_chan[0].cmd_ioh);
|
|
bus_space_subregion(bst, bsh, DTIDE_CTLBASE0 >> 5, 0x100,
|
|
&sc->sc_chan[0].ctl_ioh);
|
|
bus_space_subregion(bst, bsh, DTIDE_CMDBASE1 >> 5, 0x100,
|
|
&sc->sc_chan[1].cmd_ioh);
|
|
bus_space_subregion(bst, bsh, DTIDE_CTLBASE1 >> 5, 0x100,
|
|
&sc->sc_chan[1].ctl_ioh);
|
|
sc->sc_ih[0] =
|
|
podulebus_irq_establish(self->dv_parent, pa->pa_slotnum,
|
|
IPL_BIO, wdcintr, &sc->sc_chan[0]);
|
|
sc->sc_ih[1] =
|
|
podulebus_irq_establish(self->dv_parent, pa->pa_slotnum,
|
|
IPL_BIO, wdcintr, &sc->sc_chan[1]);
|
|
printf(": interrupting at %s\n", irq_string(sc->sc_ih[0]));
|
|
wdcattach(&sc->sc_chan[0]);
|
|
irq_enable(sc->sc_ih[0]);
|
|
wdcattach(&sc->sc_chan[1]);
|
|
irq_enable(sc->sc_ih[1]);
|
|
/* bus_space_write_1(sc->sc_magict, sc->sc_magich, 0, 1); */
|
|
}
|