NetBSD/sys/arch/arm/ixp12x0/ixp12x0_pci.c
2002-12-08 13:21:44 +00:00

205 lines
5.8 KiB
C

/* $NetBSD: ixp12x0_pci.c,v 1.3 2002/12/08 13:21:44 ichiro Exp $ */
/*
* Copyright (c) 2002 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Ichiro FUKUHARA and Naoto Shimazaki.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* PCI configuration support for IXP12x0 Network Processor chip.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/extent.h>
#include <sys/malloc.h>
#include <uvm/uvm_extern.h>
#include <arm/ixp12x0/ixp12x0reg.h>
#include <arm/ixp12x0/ixp12x0var.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pciconf.h>
#include "opt_pci.h"
#include "pci.h"
void ixp12x0_pci_attach_hook(struct device *, struct device *,
struct pcibus_attach_args *);
int ixp12x0_pci_bus_maxdevs(void *, int);
pcitag_t ixp12x0_pci_make_tag(void *, int, int, int);
void ixp12x0_pci_decompose_tag(void *, pcitag_t, int *, int *, int *);
pcireg_t ixp12x0_pci_conf_read(void *, pcitag_t, int);
void ixp12x0_pci_conf_write(void *, pcitag_t, int, pcireg_t);
#define MAX_PCI_DEVICES 4
/*
* IXM1200 PCI configuration Cycles
* Device Address
* -------------------------------------
* 0 IXP1200 0x0800 - 0x08FF
* 1 i21555 0x1000 - 0x10FF
* 2 i82559 0x2000 - 0x20FF
* 3 PMC expansion 0x4000 - 0x40FF
*/
void
ixp12x0_pci_init(pc, cookie)
pci_chipset_tag_t pc;
void *cookie;
{
pc->pc_conf_v = cookie;
pc->pc_attach_hook = ixp12x0_pci_attach_hook;
pc->pc_bus_maxdevs = ixp12x0_pci_bus_maxdevs;
pc->pc_make_tag = ixp12x0_pci_make_tag;
pc->pc_decompose_tag = ixp12x0_pci_decompose_tag;
pc->pc_conf_read = ixp12x0_pci_conf_read;
pc->pc_conf_write = ixp12x0_pci_conf_write;
}
void
pci_conf_interrupt(pc, a, b, c, d, p)
pci_chipset_tag_t pc;
int a, b, c, d, *p;
{
/* Nothing */
}
void
ixp12x0_pci_attach_hook(parent, self, pba)
struct device *parent;
struct device *self;
struct pcibus_attach_args *pba;
{
/* Nothing to do. */
}
int
ixp12x0_pci_bus_maxdevs(v, busno)
void *v;
int busno;
{
return(MAX_PCI_DEVICES);
}
pcitag_t
ixp12x0_pci_make_tag(v, bus, device, function)
void *v;
int bus, device, function;
{
#ifdef PCI_DEBUG
printf("ixp12x0_pci_make_tag(v=%p, bus=%d, device=%d, function=%d)\n",
v, bus, device, function);
#endif
#ifdef PCI_DEBUG2
printf("ixp12x0_pci_make_tag return = 0x%x\n",
((bus << 16) | (device << 11) | (function << 8)));
#endif
return ((bus << 16) | (device << 11) | (function << 8));
}
void
ixp12x0_pci_decompose_tag(v, tag, busp, devicep, functionp)
void *v;
pcitag_t tag;
int *busp, *devicep, *functionp;
{
#ifdef PCI_DEBUG
printf("ixp12x0_pci_decompose_tag(v=%p, tag=0x%08lx, bp=%x, dp=%x, fp=%x)\n",
v, tag, (int)busp, (int)devicep, (int)functionp);
#endif
if (busp != NULL)
*busp = (tag >> 16) & 0xff;
if (devicep != NULL)
*devicep = (tag >> 11) & 0x1f;
if (functionp != NULL)
*functionp = (tag >> 8) & 0x7;
}
pcireg_t
ixp12x0_pci_conf_read(v, tag, offset)
void *v;
pcitag_t tag;
int offset;
{
int bus, device, function;
u_int address;
pcireg_t val;
ixp12x0_pci_decompose_tag(v, tag, &bus, &device, &function);
/* bus == 0 */
address = IXP12X0_PCI_TYPE0_VBASE |
((0x1) << (device)) << 11 | (offset & 0xff); /* XXX */
val = *((unsigned int *)address);
#ifdef PCI_DEBUG
printf("ixp12x0_pci_conf_read(addr=%08x)(v=%p tag=0x%08lx offset=0x%02x)=0x%08x\n",
address, v, tag, offset, val);
#endif
#ifdef PCI_DEBUG2
printf("ixp12x0_pci_conf_read(addr=%08x)(bus=0x%08x device=0x%08x function=0x%08x offset=0x%02x)\n", address, bus, device, function, offset);
#endif
return(val);
}
void
ixp12x0_pci_conf_write(v, tag, offset, val)
void *v;
pcitag_t tag;
int offset;
pcireg_t val;
{
int bus, device, function;
u_int address;
ixp12x0_pci_decompose_tag(v, tag, &bus, &device, &function);
/* bus == 0 */
address = IXP12X0_PCI_TYPE0_VBASE |
((0x1) << (device)) << 11 | (offset & 0xff); /* XXX */
#ifdef PCI_DEBUG
printf("ixp12x0_pci_conf_write(addr=%08x)(v=%p tag=0x%08lx offset=0x%02x)=0x%08x\n",
address, v, tag, offset, val);
#endif
*((unsigned int *)address) = val;
}