279 lines
9.0 KiB
C
279 lines
9.0 KiB
C
/* $NetBSD: intr.h,v 1.40 2001/01/15 20:19:51 thorpej Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 2000 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Jason R. Thorpe.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the NetBSD
|
|
* Foundation, Inc. and its contributors.
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Copyright (c) 1997 Christopher G. Demetriou. All rights reserved.
|
|
* Copyright (c) 1996 Carnegie-Mellon University.
|
|
* All rights reserved.
|
|
*
|
|
* Author: Chris G. Demetriou
|
|
*
|
|
* Permission to use, copy, modify and distribute this software and
|
|
* its documentation is hereby granted, provided that both the copyright
|
|
* notice and this permission notice appear in all copies of the
|
|
* software, derivative works or modified versions, and any portions
|
|
* thereof, and that both notices appear in supporting documentation.
|
|
*
|
|
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
|
|
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
|
|
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
|
|
*
|
|
* Carnegie Mellon requests users of this software to return to
|
|
*
|
|
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
|
|
* School of Computer Science
|
|
* Carnegie Mellon University
|
|
* Pittsburgh PA 15213-3890
|
|
*
|
|
* any improvements or extensions that they make and grant Carnegie the
|
|
* rights to redistribute these changes.
|
|
*/
|
|
|
|
#ifndef _ALPHA_INTR_H_
|
|
#define _ALPHA_INTR_H_
|
|
|
|
#include <sys/device.h>
|
|
#include <sys/lock.h>
|
|
#include <sys/queue.h>
|
|
#include <machine/atomic.h>
|
|
|
|
/*
|
|
* Alpha interrupts come in at one of 4 levels:
|
|
*
|
|
* software interrupt level
|
|
* i/o level 1
|
|
* i/o level 2
|
|
* clock level
|
|
*
|
|
* However, since we do not have any way to know which hardware
|
|
* level a particular i/o interrupt comes in on, we have to
|
|
* whittle it down to 3.
|
|
*/
|
|
|
|
#define IPL_NONE 1 /* disable only this interrupt */
|
|
#define IPL_BIO 1 /* disable block I/O interrupts */
|
|
#define IPL_NET 1 /* disable network interrupts */
|
|
#define IPL_TTY 1 /* disable terminal interrupts */
|
|
#define IPL_CLOCK 2 /* disable clock interrupts */
|
|
#define IPL_HIGH 3 /* disable all interrupts */
|
|
#define IPL_SERIAL 1 /* disable serial interrupts */
|
|
|
|
#define IPL_SOFTSERIAL 0 /* serial software interrupts */
|
|
#define IPL_SOFTNET 1 /* network software interrupts */
|
|
#define IPL_SOFTCLOCK 2 /* clock software interrupts */
|
|
#define IPL_SOFT 3 /* other software interrupts */
|
|
#define IPL_NSOFT 4
|
|
|
|
#define IPL_SOFTNAMES { \
|
|
"serial", \
|
|
"net", \
|
|
"clock", \
|
|
"misc", \
|
|
}
|
|
|
|
#define IST_UNUSABLE -1 /* interrupt cannot be used */
|
|
#define IST_NONE 0 /* none (dummy) */
|
|
#define IST_PULSE 1 /* pulsed */
|
|
#define IST_EDGE 2 /* edge-triggered */
|
|
#define IST_LEVEL 3 /* level-triggered */
|
|
|
|
#ifdef _KERNEL
|
|
|
|
/* IPL-lowering/restoring macros */
|
|
void spl0(void);
|
|
static __inline void
|
|
splx(int s)
|
|
{
|
|
if (s == ALPHA_PSL_IPL_0)
|
|
spl0();
|
|
else
|
|
alpha_pal_swpipl(s);
|
|
}
|
|
#define spllowersoftclock() ((void)alpha_pal_swpipl(ALPHA_PSL_IPL_SOFT))
|
|
|
|
/* IPL-raising functions/macros */
|
|
static __inline int
|
|
_splraise(int s)
|
|
{
|
|
int cur = alpha_pal_rdps() & ALPHA_PSL_IPL_MASK;
|
|
return (s > cur ? alpha_pal_swpipl(s) : cur);
|
|
}
|
|
#define splsoft() _splraise(ALPHA_PSL_IPL_SOFT)
|
|
#define splsoftserial() splsoft()
|
|
#define splsoftclock() splsoft()
|
|
#define splsoftnet() splsoft()
|
|
#define splnet() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define splbio() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define splimp() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define splvm() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define spltty() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define splserial() _splraise(ALPHA_PSL_IPL_IO)
|
|
#define splclock() _splraise(ALPHA_PSL_IPL_CLOCK)
|
|
#define splstatclock() _splraise(ALPHA_PSL_IPL_CLOCK)
|
|
#define splhigh() _splraise(ALPHA_PSL_IPL_HIGH)
|
|
|
|
#define splsched() splhigh()
|
|
#define spllock() splhigh()
|
|
#define spllpt() spltty()
|
|
|
|
/*
|
|
* Interprocessor interrupts. In order how we want them processed.
|
|
*/
|
|
#define ALPHA_IPI_HALT 0x0000000000000001UL
|
|
#define ALPHA_IPI_TBIA 0x0000000000000002UL
|
|
#define ALPHA_IPI_TBIAP 0x0000000000000004UL
|
|
#define ALPHA_IPI_SHOOTDOWN 0x0000000000000008UL
|
|
#define ALPHA_IPI_IMB 0x0000000000000010UL
|
|
#define ALPHA_IPI_AST 0x0000000000000020UL
|
|
#define ALPHA_IPI_SYNCH_FPU 0x0000000000000040UL
|
|
#define ALPHA_IPI_DISCARD_FPU 0x0000000000000080UL
|
|
#define ALPHA_IPI_PAUSE 0x0000000000000100UL
|
|
|
|
#define ALPHA_NIPIS 9 /* must not exceed 64 */
|
|
|
|
struct cpu_info;
|
|
struct trapframe;
|
|
|
|
void alpha_ipi_init(struct cpu_info *);
|
|
void alpha_ipi_process(struct cpu_info *, struct trapframe *);
|
|
void alpha_send_ipi(unsigned long, unsigned long);
|
|
void alpha_broadcast_ipi(unsigned long);
|
|
void alpha_multicast_ipi(unsigned long, unsigned long);
|
|
|
|
/*
|
|
* Alpha shared-interrupt-line common code.
|
|
*/
|
|
|
|
struct alpha_shared_intrhand {
|
|
TAILQ_ENTRY(alpha_shared_intrhand)
|
|
ih_q;
|
|
struct alpha_shared_intr *ih_intrhead;
|
|
int (*ih_fn)(void *);
|
|
void *ih_arg;
|
|
int ih_level;
|
|
unsigned int ih_num;
|
|
};
|
|
|
|
struct alpha_shared_intr {
|
|
TAILQ_HEAD(,alpha_shared_intrhand)
|
|
intr_q;
|
|
struct evcnt intr_evcnt;
|
|
char *intr_string;
|
|
void *intr_private;
|
|
int intr_sharetype;
|
|
int intr_dfltsharetype;
|
|
int intr_nstrays;
|
|
int intr_maxstrays;
|
|
};
|
|
|
|
#define ALPHA_SHARED_INTR_DISABLE(asi, num) \
|
|
((asi)[num].intr_maxstrays != 0 && \
|
|
(asi)[num].intr_nstrays == (asi)[num].intr_maxstrays)
|
|
|
|
/*
|
|
* simulated software interrupt register
|
|
*/
|
|
extern u_int64_t ssir;
|
|
|
|
#define setsoft(x) atomic_setbits_ulong(&ssir, 1 << (x))
|
|
|
|
struct alpha_soft_intrhand {
|
|
LIST_ENTRY(alpha_soft_intrhand)
|
|
sih_q;
|
|
struct alpha_soft_intr *sih_intrhead;
|
|
void (*sih_fn)(void *);
|
|
void *sih_arg;
|
|
int sih_pending;
|
|
};
|
|
|
|
struct alpha_soft_intr {
|
|
LIST_HEAD(, alpha_soft_intrhand)
|
|
softintr_q;
|
|
struct evcnt softintr_evcnt;
|
|
struct simplelock softintr_slock;
|
|
unsigned long softintr_ipl;
|
|
};
|
|
|
|
void *softintr_establish(int, void (*)(void *), void *);
|
|
void softintr_disestablish(void *);
|
|
void softintr_init(void);
|
|
void softintr_dispatch(void);
|
|
|
|
#define softintr_schedule(arg) \
|
|
do { \
|
|
struct alpha_soft_intrhand *__sih = (arg); \
|
|
__sih->sih_pending = 1; \
|
|
setsoft(__sih->sih_intrhead->softintr_ipl); \
|
|
} while (0)
|
|
|
|
/* XXX For legacy software interrupts. */
|
|
extern struct alpha_soft_intrhand *softnet_intrhand;
|
|
|
|
#define setsoftnet() softintr_schedule(softnet_intrhand)
|
|
|
|
struct alpha_shared_intr *alpha_shared_intr_alloc(unsigned int, unsigned int);
|
|
int alpha_shared_intr_dispatch(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
void *alpha_shared_intr_establish(struct alpha_shared_intr *,
|
|
unsigned int, int, int, int (*)(void *), void *, const char *);
|
|
void alpha_shared_intr_disestablish(struct alpha_shared_intr *,
|
|
void *, const char *);
|
|
int alpha_shared_intr_get_sharetype(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
int alpha_shared_intr_isactive(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
void alpha_shared_intr_set_dfltsharetype(struct alpha_shared_intr *,
|
|
unsigned int, int);
|
|
void alpha_shared_intr_set_maxstrays(struct alpha_shared_intr *,
|
|
unsigned int, int);
|
|
void alpha_shared_intr_stray(struct alpha_shared_intr *, unsigned int,
|
|
const char *);
|
|
void alpha_shared_intr_set_private(struct alpha_shared_intr *,
|
|
unsigned int, void *);
|
|
void *alpha_shared_intr_get_private(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
char *alpha_shared_intr_string(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
struct evcnt *alpha_shared_intr_evcnt(struct alpha_shared_intr *,
|
|
unsigned int);
|
|
|
|
void set_iointr(void (*)(void *, unsigned long));
|
|
|
|
#endif /* _KERNEL */
|
|
#endif /* ! _ALPHA_INTR_H_ */
|