193 lines
5.3 KiB
C
193 lines
5.3 KiB
C
/* $NetBSD: intr.h,v 1.4 2000/02/24 19:01:24 msaitoh Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1996, 1997 Charles M. Hannum. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Charles M. Hannum.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* SH3 Version
|
|
*
|
|
* T.Horiuchi Brains Corp. 5/22/98
|
|
*/
|
|
|
|
#ifndef _SH3_INTR_H_
|
|
#define _SH3_INTR_H_
|
|
|
|
/* Interrupt priority `levels'. */
|
|
#define IPL_NONE 9 /* nothing */
|
|
#define IPL_SOFTCLOCK 8 /* timeouts */
|
|
#define IPL_SOFTNET 7 /* protocol stacks */
|
|
#define IPL_BIO 6 /* block I/O */
|
|
#define IPL_NET 5 /* network */
|
|
#define IPL_SOFTSERIAL 4 /* serial */
|
|
#define IPL_TTY 3 /* terminal */
|
|
#define IPL_IMP 3 /* memory allocation */
|
|
#define IPL_AUDIO 2 /* audio */
|
|
#define IPL_CLOCK 1 /* clock */
|
|
#define IPL_HIGH 1 /* everything */
|
|
#define IPL_SERIAL 0 /* serial */
|
|
#define NIPL 10
|
|
|
|
/* Interrupt sharing types. */
|
|
#define IST_NONE 0 /* none */
|
|
#define IST_PULSE 1 /* pulsed */
|
|
#define IST_EDGE 2 /* edge-triggered */
|
|
#define IST_LEVEL 3 /* level-triggered */
|
|
|
|
#ifndef _LOCORE
|
|
|
|
volatile int cpl, ipending, astpending;
|
|
int imask[NIPL];
|
|
|
|
extern void Xspllower __P((void));
|
|
|
|
static __inline int splraise __P((int));
|
|
static __inline int spllower __P((int));
|
|
static __inline void splx __P((int));
|
|
static __inline void softintr __P((int));
|
|
|
|
/*
|
|
* Add a mask to cpl, and return the old value of cpl.
|
|
*/
|
|
static __inline int
|
|
splraise(ncpl)
|
|
register int ncpl;
|
|
{
|
|
int ocpl ;
|
|
|
|
ocpl = cpl;
|
|
|
|
cpl = ocpl | ncpl;
|
|
return (ocpl);
|
|
}
|
|
|
|
/*
|
|
* Restore a value to cpl (unmasking interrupts). If any unmasked
|
|
* interrupts are pending, call Xspllower() to process them.
|
|
*/
|
|
static __inline void
|
|
splx(ncpl)
|
|
register int ncpl;
|
|
{
|
|
|
|
cpl = ncpl;
|
|
if (ipending & ~ncpl)
|
|
Xspllower();
|
|
}
|
|
|
|
/*
|
|
* Same as splx(), but we return the old value of spl, for the
|
|
* benefit of some splsoftclock() callers.
|
|
*/
|
|
static __inline int
|
|
spllower(ncpl)
|
|
register int ncpl;
|
|
{
|
|
register int ocpl = cpl;
|
|
|
|
cpl = ncpl;
|
|
if (ipending & ~ncpl)
|
|
Xspllower();
|
|
return (ocpl);
|
|
}
|
|
|
|
/*
|
|
* Hardware interrupt masks
|
|
*/
|
|
#define splbio() splraise(imask[IPL_BIO])
|
|
#define splnet() splraise(imask[IPL_NET])
|
|
#define spltty() splraise(imask[IPL_TTY])
|
|
#define splaudio() splraise(imask[IPL_AUDIO])
|
|
#define splclock() splraise(imask[IPL_CLOCK])
|
|
#define splstatclock() splclock()
|
|
#define splserial() splraise(imask[IPL_SERIAL])
|
|
|
|
/*
|
|
* Software interrupt masks
|
|
*
|
|
* NOTE: splsoftclock() is used by hardclock() to lower the priority from
|
|
* clock to softclock before it calls softclock().
|
|
*/
|
|
#define spllowersoftclock() spllower(imask[IPL_SOFTCLOCK])
|
|
#define splsoftclock() splraise(imask[IPL_SOFTCLOCK])
|
|
#define splsoftnet() splraise(imask[IPL_SOFTNET])
|
|
#define splsoftserial() splraise(imask[IPL_SOFTSERIAL])
|
|
|
|
/*
|
|
* Miscellaneous
|
|
*/
|
|
#define splimp() splraise(imask[IPL_IMP])
|
|
#define splhigh() splraise(imask[IPL_HIGH])
|
|
#define spl0() spllower(0)
|
|
|
|
/*
|
|
* Software interrupt registration
|
|
*
|
|
* We hand-code this to ensure that it's atomic.
|
|
*/
|
|
static __inline void
|
|
softintr(mask)
|
|
register int mask;
|
|
{
|
|
extern void enable_interrupt(void); /* XXX */
|
|
extern void disable_interrupt(void);
|
|
|
|
disable_interrupt();
|
|
ipending |= (1 << mask);
|
|
enable_interrupt();
|
|
}
|
|
|
|
#define setsoftast() (astpending = 1)
|
|
#define setsoftclock() softintr(SIR_CLOCK)
|
|
#define setsoftnet() softintr(SIR_NET)
|
|
#define setsoftserial() softintr(SIR_SERIAL)
|
|
|
|
#endif /* !_LOCORE */
|
|
|
|
#define INTEVT_SOFT 0xf00 /* This value is stored to INTEVT reg,
|
|
when software interrupt occured */
|
|
#define INTEVT_TMU0 0x400
|
|
#define INTEVT_TMU1 0x420
|
|
#define INTEVT_TMU2 0x440
|
|
|
|
#define INTEVT_SCI0_ERI 0x4e0
|
|
#define INTEVT_SCI0_RXI 0x500
|
|
#define INTEVT_SCI0_TXI 0x520
|
|
#define INTEVT_SCI0_TEI 0x540
|
|
|
|
#define IS_INTEVT_SCI0(x) ((x == INTEVT_SCI0_ERI) || (x == INTEVT_SCI0_RXI) \
|
|
|| (x == INTEVT_SCI0_TXI) || (x == INTEVT_SCI0_TEI))
|
|
|
|
#define INTEVT_PRI 0x4a0 /* Periodic interrupt generated by RTC */
|
|
|
|
#if defined(SH4)
|
|
#define INTEVT_SCIF 0x700
|
|
#endif
|
|
|
|
#endif /* !_SH3_INTR_H_ */
|