212 lines
6.0 KiB
C
212 lines
6.0 KiB
C
/* $NetBSD: ppb.c,v 1.42 2010/02/24 22:38:01 dyoung Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1996, 1998 Christopher G. Demetriou. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Christopher G. Demetriou
|
|
* for the NetBSD Project.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__KERNEL_RCSID(0, "$NetBSD: ppb.c,v 1.42 2010/02/24 22:38:01 dyoung Exp $");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/device.h>
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <dev/pci/ppbreg.h>
|
|
#include <dev/pci/pcidevs.h>
|
|
|
|
struct ppb_softc {
|
|
device_t sc_dev; /* generic device glue */
|
|
pci_chipset_tag_t sc_pc; /* our PCI chipset... */
|
|
pcitag_t sc_tag; /* ...and tag. */
|
|
|
|
pcireg_t sc_pciconfext[48];
|
|
};
|
|
|
|
static bool ppb_resume(device_t, const pmf_qual_t *);
|
|
static bool ppb_suspend(device_t, const pmf_qual_t *);
|
|
|
|
static int
|
|
ppbmatch(device_t parent, cfdata_t match, void *aux)
|
|
{
|
|
struct pci_attach_args *pa = aux;
|
|
|
|
/*
|
|
* Check the ID register to see that it's a PCI bridge.
|
|
* If it is, we assume that we can deal with it; it _should_
|
|
* work in a standardized way...
|
|
*/
|
|
if (PCI_CLASS(pa->pa_class) == PCI_CLASS_BRIDGE &&
|
|
PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_BRIDGE_PCI)
|
|
return 1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void
|
|
ppb_fix_pcix(device_t self)
|
|
{
|
|
struct ppb_softc *sc = device_private(self);
|
|
pcireg_t reg;
|
|
int off;
|
|
|
|
if (!pci_get_capability(sc->sc_pc, sc->sc_tag, PCI_CAP_PCIEXPRESS,
|
|
&off, ®))
|
|
return; /* Not a PCIe device */
|
|
|
|
if ((reg & 0x000f0000) != 0x00010000) {
|
|
aprint_normal_dev(self, "unsupported PCI Express version\n");
|
|
return;
|
|
}
|
|
reg = pci_conf_read(sc->sc_pc, sc->sc_tag, off + 0x18);
|
|
if (reg & 0x003f) {
|
|
aprint_normal_dev(self, "disabling notification events\n");
|
|
reg &= ~0x003f;
|
|
pci_conf_write(sc->sc_pc, sc->sc_tag, off + 0x18, reg);
|
|
}
|
|
}
|
|
|
|
static void
|
|
ppbattach(device_t parent, device_t self, void *aux)
|
|
{
|
|
struct ppb_softc *sc = device_private(self);
|
|
struct pci_attach_args *pa = aux;
|
|
pci_chipset_tag_t pc = pa->pa_pc;
|
|
struct pcibus_attach_args pba;
|
|
pcireg_t busdata;
|
|
char devinfo[256];
|
|
|
|
pci_devinfo(pa->pa_id, pa->pa_class, 0, devinfo, sizeof(devinfo));
|
|
aprint_normal(": %s (rev. 0x%02x)\n", devinfo,
|
|
PCI_REVISION(pa->pa_class));
|
|
aprint_naive("\n");
|
|
|
|
sc->sc_pc = pc;
|
|
sc->sc_tag = pa->pa_tag;
|
|
sc->sc_dev = self;
|
|
|
|
busdata = pci_conf_read(pc, pa->pa_tag, PPB_REG_BUSINFO);
|
|
|
|
if (PPB_BUSINFO_SECONDARY(busdata) == 0) {
|
|
aprint_normal_dev(self, "not configured by system firmware\n");
|
|
return;
|
|
}
|
|
|
|
ppb_fix_pcix(self);
|
|
|
|
#if 0
|
|
/*
|
|
* XXX can't do this, because we're not given our bus number
|
|
* (we shouldn't need it), and because we've no way to
|
|
* decompose our tag.
|
|
*/
|
|
/* sanity check. */
|
|
if (pa->pa_bus != PPB_BUSINFO_PRIMARY(busdata))
|
|
panic("ppbattach: bus in tag (%d) != bus in reg (%d)",
|
|
pa->pa_bus, PPB_BUSINFO_PRIMARY(busdata));
|
|
#endif
|
|
|
|
if (!pmf_device_register(self, ppb_suspend, ppb_resume))
|
|
aprint_error_dev(self, "couldn't establish power handler\n");
|
|
|
|
/*
|
|
* Attach the PCI bus than hangs off of it.
|
|
*
|
|
* XXX Don't pass-through Memory Read Multiple. Should we?
|
|
* XXX Consult the spec...
|
|
*/
|
|
pba.pba_iot = pa->pa_iot;
|
|
pba.pba_memt = pa->pa_memt;
|
|
pba.pba_dmat = pa->pa_dmat;
|
|
pba.pba_dmat64 = pa->pa_dmat64;
|
|
pba.pba_pc = pc;
|
|
pba.pba_flags = pa->pa_flags & ~PCI_FLAGS_MRM_OKAY;
|
|
pba.pba_bus = PPB_BUSINFO_SECONDARY(busdata);
|
|
pba.pba_bridgetag = &sc->sc_tag;
|
|
pba.pba_intrswiz = pa->pa_intrswiz;
|
|
pba.pba_intrtag = pa->pa_intrtag;
|
|
|
|
config_found_ia(self, "pcibus", &pba, pcibusprint);
|
|
}
|
|
|
|
static int
|
|
ppbdetach(device_t self, int flags)
|
|
{
|
|
int rc;
|
|
|
|
if ((rc = config_detach_children(self, flags)) != 0)
|
|
return rc;
|
|
pmf_device_deregister(self);
|
|
return 0;
|
|
}
|
|
|
|
static bool
|
|
ppb_resume(device_t dv, const pmf_qual_t *qual)
|
|
{
|
|
struct ppb_softc *sc = device_private(dv);
|
|
int off;
|
|
pcireg_t val;
|
|
|
|
for (off = 0x40; off <= 0xff; off += 4) {
|
|
val = pci_conf_read(sc->sc_pc, sc->sc_tag, off);
|
|
if (val != sc->sc_pciconfext[(off - 0x40) / 4])
|
|
pci_conf_write(sc->sc_pc, sc->sc_tag, off,
|
|
sc->sc_pciconfext[(off - 0x40)/4]);
|
|
}
|
|
|
|
ppb_fix_pcix(dv);
|
|
|
|
return true;
|
|
}
|
|
|
|
static bool
|
|
ppb_suspend(device_t dv, const pmf_qual_t *qual)
|
|
{
|
|
struct ppb_softc *sc = device_private(dv);
|
|
int off;
|
|
|
|
for (off = 0x40; off <= 0xff; off += 4)
|
|
sc->sc_pciconfext[(off - 0x40) / 4] =
|
|
pci_conf_read(sc->sc_pc, sc->sc_tag, off);
|
|
|
|
return true;
|
|
}
|
|
|
|
static void
|
|
ppbchilddet(device_t self, device_t child)
|
|
{
|
|
/* we keep no references to child devices, so do nothing */
|
|
}
|
|
|
|
CFATTACH_DECL3_NEW(ppb, sizeof(struct ppb_softc),
|
|
ppbmatch, ppbattach, ppbdetach, NULL, NULL, ppbchilddet,
|
|
DVF_DETACH_SHUTDOWN);
|