559 lines
16 KiB
C
559 lines
16 KiB
C
/* $NetBSD: alpha_cpu.h,v 1.39 2000/04/03 01:10:17 thorpej Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1996 Carnegie-Mellon University.
|
|
* All rights reserved.
|
|
*
|
|
* Author: Chris G. Demetriou
|
|
*
|
|
* Permission to use, copy, modify and distribute this software and
|
|
* its documentation is hereby granted, provided that both the copyright
|
|
* notice and this permission notice appear in all copies of the
|
|
* software, derivative works or modified versions, and any portions
|
|
* thereof, and that both notices appear in supporting documentation.
|
|
*
|
|
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
|
|
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
|
|
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
|
|
*
|
|
* Carnegie Mellon requests users of this software to return to
|
|
*
|
|
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
|
|
* School of Computer Science
|
|
* Carnegie Mellon University
|
|
* Pittsburgh PA 15213-3890
|
|
*
|
|
* any improvements or extensions that they make and grant Carnegie the
|
|
* rights to redistribute these changes.
|
|
*/
|
|
|
|
#ifndef __ALPHA_ALPHA_CPU_H__
|
|
#define __ALPHA_ALPHA_CPU_H__
|
|
|
|
/*
|
|
* Alpha CPU + OSF/1 PALcode definitions for use by the kernel.
|
|
*
|
|
* Definitions for:
|
|
*
|
|
* Process Control Block
|
|
* Interrupt/Exception/Syscall Stack Frame
|
|
* Processor Status Register
|
|
* Machine Check Error Summary Register
|
|
* Machine Check Logout Area
|
|
* Per CPU state Management of Machine Check Handling
|
|
* Virtual Memory Management
|
|
* Kernel Entry Vectors
|
|
* MMCSR Fault Type Codes
|
|
* Translation Buffer Invalidation
|
|
*
|
|
* and miscellaneous PALcode operations.
|
|
*/
|
|
|
|
|
|
/*
|
|
* Process Control Block definitions [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
struct alpha_pcb {
|
|
unsigned long apcb_ksp; /* kernel stack ptr */
|
|
unsigned long apcb_usp; /* user stack ptr */
|
|
unsigned long apcb_ptbr; /* page table base reg */
|
|
unsigned int apcb_cpc; /* charged process cycles */
|
|
unsigned int apcb_asn; /* address space number */
|
|
unsigned long apcb_unique; /* process unique value */
|
|
#define apcb_backup_ksp apcb_unique /* backup kernel stack ptr */
|
|
unsigned long apcb_flags; /* flags; see below */
|
|
unsigned long apcb_decrsv0; /* DEC reserved */
|
|
unsigned long apcb_decrsv1; /* DEC reserved */
|
|
};
|
|
|
|
#define ALPHA_PCB_FLAGS_FEN 0x0000000000000001
|
|
#define ALPHA_PCB_FLAGS_PME 0x4000000000000000
|
|
|
|
/*
|
|
* Interrupt/Exception/Syscall "Hardware" (really PALcode)
|
|
* Stack Frame definitions
|
|
*
|
|
* These are quadword offsets from the sp on kernel entry, i.e.
|
|
* to get to the value in question you access (sp + (offset * 8)).
|
|
*
|
|
* On syscall entry, A0-A2 aren't written to memory but space
|
|
* _is_ reserved for them.
|
|
*/
|
|
|
|
#define ALPHA_HWFRAME_PS 0 /* processor status register */
|
|
#define ALPHA_HWFRAME_PC 1 /* program counter */
|
|
#define ALPHA_HWFRAME_GP 2 /* global pointer */
|
|
#define ALPHA_HWFRAME_A0 3 /* a0 */
|
|
#define ALPHA_HWFRAME_A1 4 /* a1 */
|
|
#define ALPHA_HWFRAME_A2 5 /* a2 */
|
|
|
|
#define ALPHA_HWFRAME_SIZE 6 /* 6 8-byte words */
|
|
|
|
/*
|
|
* Processor Status Register [OSF/1 PALcode Specific]
|
|
*
|
|
* Includes user/kernel mode bit, interrupt priority levels, etc.
|
|
*/
|
|
|
|
#define ALPHA_PSL_USERMODE 0x0008 /* set -> user mode */
|
|
#define ALPHA_PSL_IPL_MASK 0x0007 /* interrupt level mask */
|
|
|
|
#define ALPHA_PSL_IPL_0 0x0000 /* all interrupts enabled */
|
|
#define ALPHA_PSL_IPL_SOFT 0x0001 /* software ints disabled */
|
|
#define ALPHA_PSL_IPL_IO 0x0004 /* I/O dev ints disabled */
|
|
#define ALPHA_PSL_IPL_CLOCK 0x0005 /* clock ints disabled */
|
|
#define ALPHA_PSL_IPL_HIGH 0x0006 /* all but mchecks disabled */
|
|
|
|
#define ALPHA_PSL_MUST_BE_ZERO 0xfffffffffffffff0
|
|
|
|
/* Convenience constants: what must be set/clear in user mode */
|
|
#define ALPHA_PSL_USERSET ALPHA_PSL_USERMODE
|
|
#define ALPHA_PSL_USERCLR (ALPHA_PSL_MUST_BE_ZERO | ALPHA_PSL_IPL_MASK)
|
|
|
|
/*
|
|
* Interrupt Type Code Definitions [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
#define ALPHA_INTR_XPROC 0 /* interprocessor interrupt */
|
|
#define ALPHA_INTR_CLOCK 1 /* clock interrupt */
|
|
#define ALPHA_INTR_ERROR 2 /* correctable error or mcheck */
|
|
#define ALPHA_INTR_DEVICE 3 /* device interrupt */
|
|
#define ALPHA_INTR_PERF 4 /* performance counter */
|
|
#define ALPHA_INTR_PASSIVE 5 /* passive release */
|
|
|
|
/*
|
|
* Machine Check Error Summary Register definitions [OSF/1 PALcode Specific]
|
|
*
|
|
* The following bits are values as read. On write, _PCE, _SCE, and
|
|
* _MIP are "write 1 to clear."
|
|
*/
|
|
|
|
#define ALPHA_MCES_IMP \
|
|
0xffffffff00000000 /* impl. dependent */
|
|
#define ALPHA_MCES_RSVD \
|
|
0x00000000ffffffe0 /* reserved */
|
|
#define ALPHA_MCES_DSC \
|
|
0x0000000000000010 /* disable system correctable error reporting */
|
|
#define ALPHA_MCES_DPC \
|
|
0x0000000000000008 /* disable processor correctable error reporting */
|
|
#define ALPHA_MCES_PCE \
|
|
0x0000000000000004 /* processor correctable error in progress */
|
|
#define ALPHA_MCES_SCE \
|
|
0x0000000000000002 /* system correctable error in progress */
|
|
#define ALPHA_MCES_MIP \
|
|
0x0000000000000001 /* machine check in progress */
|
|
|
|
/*
|
|
* Machine Check Error Summary Register definitions [OSF/1 PALcode Specific]
|
|
*
|
|
* Note that these are *generic* OSF/1 PALcode specific defines. There are
|
|
* platform variations to these entities.
|
|
*/
|
|
|
|
struct alpha_logout_area {
|
|
unsigned int la_frame_size; /* frame size */
|
|
unsigned int la_flags; /* flags; see below */
|
|
unsigned int la_cpu_offset; /* offset to cpu area */
|
|
unsigned int la_system_offset; /* offset to system area */
|
|
};
|
|
|
|
#define ALPHA_LOGOUT_FLAGS_RETRY 0x80000000 /* OK to continue */
|
|
#define ALPHA_LOGOUT_FLAGS_SE 0x40000000 /* second error */
|
|
#define ALPHA_LOGOUT_FLAGS_SBZ 0x3fffffff /* should be zero */
|
|
|
|
#define ALPHA_LOGOUT_NOT_BUILT \
|
|
(struct alpha_logout_area *)0xffffffffffffffff)
|
|
|
|
#define ALPHA_LOGOUT_PAL_AREA(lap) \
|
|
(unsigned long *)((unsigned char *)(lap) + 16)
|
|
#define ALPHA_LOGOUT_PAL_SIZE(lap) \
|
|
((lap)->la_cpu_offset - 16)
|
|
#define ALPHA_LOGOUT_CPU_AREA(lap) \
|
|
(unsigned long *)((unsigned char *)(lap) + (lap)->la_cpu_offset)
|
|
#define ALPHA_LOGOUT_CPU_SIZE(lap) \
|
|
((lap)->la_system_offset - (lap)->la_cpu_offset)
|
|
#define ALPHA_LOGOUT_SYSTEM_AREA(lap) \
|
|
(unsigned long *)((unsigned char *)(lap) + (lap)->la_system_offset)
|
|
#define ALPHA_LOGOUT_SYSTEM_SIZE(lap) \
|
|
((lap)->la_frame_size - (lap)->la_system_offset)
|
|
|
|
/* types of machine checks */
|
|
#define ALPHA_SYS_ERROR 0x620 /* System correctable error */
|
|
#define ALPHA_PROC_ERROR 0x630 /* Processor correctable error */
|
|
#define ALPHA_SYS_MCHECK 0x660 /* System machine check */
|
|
#define ALPHA_PROC_MCHECK 0x670 /* Processor machine check */
|
|
|
|
/*
|
|
* Virtual Memory Management definitions [OSF/1 PALcode Specific]
|
|
*
|
|
* Includes user and kernel space addresses and information,
|
|
* page table entry definitions, etc.
|
|
*
|
|
* NOTE THAT THESE DEFINITIONS MAY CHANGE IN FUTURE ALPHA CPUS!
|
|
*/
|
|
|
|
#define ALPHA_PGSHIFT 13
|
|
#define ALPHA_PGBYTES (1 << ALPHA_PGSHIFT)
|
|
|
|
#define ALPHA_USEG_BASE 0 /* virtual */
|
|
#define ALPHA_USEG_END 0x000003ffffffffff
|
|
|
|
#define ALPHA_K0SEG_BASE 0xfffffc0000000000 /* direct-mapped */
|
|
#define ALPHA_K0SEG_END 0xfffffdffffffffff
|
|
#define ALPHA_K1SEG_BASE 0xfffffe0000000000 /* virtual */
|
|
#define ALPHA_K1SEG_END 0xffffffffffffffff
|
|
|
|
#define ALPHA_K0SEG_TO_PHYS(x) ((x) & ~ALPHA_K0SEG_BASE)
|
|
#define ALPHA_PHYS_TO_K0SEG(x) ((x) | ALPHA_K0SEG_BASE)
|
|
|
|
#define ALPHA_PTE_VALID 0x0001
|
|
|
|
#define ALPHA_PTE_FAULT_ON_READ 0x0002
|
|
#define ALPHA_PTE_FAULT_ON_WRITE 0x0004
|
|
#define ALPHA_PTE_FAULT_ON_EXECUTE 0x0008
|
|
|
|
#define ALPHA_PTE_ASM 0x0010 /* addr. space match */
|
|
#define ALPHA_PTE_GRANULARITY 0x0060 /* granularity hint */
|
|
|
|
#define ALPHA_PTE_PROT 0xff00
|
|
#define ALPHA_PTE_KR 0x0100
|
|
#define ALPHA_PTE_UR 0x0200
|
|
#define ALPHA_PTE_KW 0x1000
|
|
#define ALPHA_PTE_UW 0x2000
|
|
|
|
#define ALPHA_PTE_WRITE (ALPHA_PTE_KW | ALPHA_PTE_UW)
|
|
|
|
#define ALPHA_PTE_SOFTWARE 0x00000000ffff0000
|
|
#define ALPHA_PTE_PALCODE (~ALPHA_PTE_SOFTWARE) /* shorthand */
|
|
|
|
#define ALPHA_PTE_PFN 0xffffffff00000000
|
|
|
|
#define ALPHA_PTE_TO_PFN(pte) ((pte) >> 32)
|
|
#define ALPHA_PTE_FROM_PFN(pfn) ((pfn) << 32)
|
|
|
|
typedef unsigned long alpha_pt_entry_t;
|
|
|
|
/*
|
|
* Kernel Entry Vectors. [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
#define ALPHA_KENTRY_INT 0
|
|
#define ALPHA_KENTRY_ARITH 1
|
|
#define ALPHA_KENTRY_MM 2
|
|
#define ALPHA_KENTRY_IF 3
|
|
#define ALPHA_KENTRY_UNA 4
|
|
#define ALPHA_KENTRY_SYS 5
|
|
|
|
/*
|
|
* MMCSR Fault Type Codes. [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
#define ALPHA_MMCSR_INVALTRANS 0
|
|
#define ALPHA_MMCSR_ACCESS 1
|
|
#define ALPHA_MMCSR_FOR 2
|
|
#define ALPHA_MMCSR_FOE 3
|
|
#define ALPHA_MMCSR_FOW 4
|
|
|
|
/*
|
|
* Instruction Fault Type Codes. [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
#define ALPHA_IF_CODE_BPT 0
|
|
#define ALPHA_IF_CODE_BUGCHK 1
|
|
#define ALPHA_IF_CODE_GENTRAP 2
|
|
#define ALPHA_IF_CODE_FEN 3
|
|
#define ALPHA_IF_CODE_OPDEC 4
|
|
|
|
/*
|
|
* Translation Buffer Invalidation definitions [OSF/1 PALcode Specific]
|
|
*/
|
|
|
|
#define ALPHA_TBIA() alpha_pal_tbi(-2, 0) /* all TB entries */
|
|
#define ALPHA_TBIAP() alpha_pal_tbi(-1, 0) /* all per-process */
|
|
#define ALPHA_TBISI(va) alpha_pal_tbi(1, (va)) /* ITB entry for va */
|
|
#define ALPHA_TBISD(va) alpha_pal_tbi(2, (va)) /* DTB entry for va */
|
|
#define ALPHA_TBIS(va) alpha_pal_tbi(3, (va)) /* all for va */
|
|
|
|
/*
|
|
* Bits used in the amask instruction [EV56 and later]
|
|
*/
|
|
|
|
#define ALPHA_AMASK_BWX 0x0001 /* byte/word extension */
|
|
#define ALPHA_AMASK_FIX 0x0002 /* floating point conv. ext. */
|
|
#define ALPHA_AMASK_CIX 0x0004 /* count extension */
|
|
#define ALPHA_AMASK_MVI 0x0100 /* multimedia extension */
|
|
#define ALPHA_AMASK_PAT 0x0200 /* precise arith. traps */
|
|
|
|
#define ALPHA_AMASK_ALL (ALPHA_AMASK_BWX|ALPHA_AMASK_FIX| \
|
|
ALPHA_AMASK_CIX|ALPHA_AMASK_MVI| \
|
|
ALPHA_AMASK_PAT)
|
|
|
|
#define ALPHA_AMASK_BITS \
|
|
"\20\12PAT\11MVI\3CIX\2FIX\1BWX"
|
|
|
|
/*
|
|
* Chip family IDs returned by implver instruction
|
|
*/
|
|
|
|
#define ALPHA_IMPLVER_EV4 0 /* LCA/EV4/EV45 */
|
|
#define ALPHA_IMPLVER_EV5 1 /* EV5/EV56/PCA56 */
|
|
#define ALPHA_IMPLVER_EV6 2 /* EV6 */
|
|
|
|
/*
|
|
* Maximum processor ID we allow from `whami', and related constants.
|
|
*
|
|
* XXX This is not really processor or PALcode specific, but this is
|
|
* a convenient place to put these definitions.
|
|
*
|
|
* XXX This is clipped at 63 so that we can use `long's for proc bitmasks.
|
|
*/
|
|
|
|
#define ALPHA_WHAMI_MAXID 63
|
|
#define ALPHA_MAXPROCS (ALPHA_WHAMI_MAXID + 1)
|
|
|
|
/*
|
|
* Misc. support routines.
|
|
*/
|
|
const char *alpha_dsr_sysname __P((void));
|
|
|
|
/*
|
|
* Stubs for Alpha instructions normally inaccessible from C.
|
|
*/
|
|
unsigned long alpha_amask __P((unsigned long));
|
|
unsigned long alpha_implver __P((void));
|
|
|
|
static __inline unsigned long alpha_rpcc __P((void))
|
|
__attribute__((__unused__));
|
|
|
|
static __inline unsigned long
|
|
alpha_rpcc()
|
|
{
|
|
unsigned long v0;
|
|
|
|
__asm __volatile("rpcc %0" : "=r" (v0));
|
|
return (v0);
|
|
}
|
|
|
|
#define alpha_mb() __asm __volatile("mb" : : : "memory")
|
|
#define alpha_wmb() __asm __volatile("mb" : : : "memory") /* XXX */
|
|
|
|
/*
|
|
* Stubs for OSF/1 PALcode operations.
|
|
*/
|
|
#include <machine/pal.h>
|
|
|
|
void alpha_pal_cflush __P((unsigned long));
|
|
void alpha_pal_halt __P((void)) __attribute__((__noreturn__));
|
|
unsigned long _alpha_pal_swpipl __P((unsigned long)); /* for profiling */
|
|
void alpha_pal_wrent __P((void *, unsigned long));
|
|
void alpha_pal_wrvptptr __P((unsigned long));
|
|
|
|
static __inline unsigned long alpha_pal_rdmces __P((void))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_rdps __P((void))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_rdusp __P((void))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_rdval __P((void))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_swpctx __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_swpipl __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_tbi __P((unsigned long, vaddr_t))
|
|
__attribute__((__unused__));
|
|
static __inline unsigned long alpha_pal_whami __P((void))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_wrfen __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_wripir __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_wrusp __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_wrmces __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
static __inline void alpha_pal_wrval __P((unsigned long))
|
|
__attribute__((__unused__));
|
|
|
|
#define alpha_pal_draina() __asm __volatile("call_pal %0 # PAL_draina" \
|
|
: : "i" (PAL_draina) : "memory")
|
|
|
|
#define alpha_pal_imb() __asm __volatile("call_pal %0 # PAL_imb" \
|
|
: : "i" (PAL_imb) : "memory")
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_rdmces()
|
|
{
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_rdmces"
|
|
: "=r" (v0)
|
|
: "i" (PAL_OSF1_rdmces)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_rdps()
|
|
{
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_rdps"
|
|
: "=r" (v0)
|
|
: "i" (PAL_OSF1_rdps)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_rdusp()
|
|
{
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_rdusp"
|
|
: "=r" (v0)
|
|
: "i" (PAL_OSF1_rdusp)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_rdval()
|
|
{
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_rdval"
|
|
: "=r" (v0)
|
|
: "i" (PAL_OSF1_rdval)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_swpctx(unsigned long ctx)
|
|
{
|
|
register unsigned long a0 __asm("$16") = ctx;
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %2 # PAL_OSF1_swpctx"
|
|
: "=r" (a0), "=r" (v0)
|
|
: "i" (PAL_OSF1_swpctx), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_swpipl(unsigned long ipl)
|
|
{
|
|
register unsigned long a0 __asm("$16") = ipl;
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %2 # PAL_OSF1_swpipl"
|
|
: "=r" (a0), "=r" (v0)
|
|
: "i" (PAL_OSF1_swpipl), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_tbi(unsigned long op, vaddr_t va)
|
|
{
|
|
register unsigned long a0 __asm("$16") = op;
|
|
register unsigned long a1 __asm("$17") = va;
|
|
|
|
__asm __volatile("call_pal %2 # PAL_OSF1_tbi"
|
|
: "=r" (a0), "=r" (a1)
|
|
: "i" (PAL_OSF1_tbi), "0" (a0), "1" (a1)
|
|
/* clobbers t0, t8..t11, a0 (above), a1 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
static __inline unsigned long
|
|
alpha_pal_whami()
|
|
{
|
|
register unsigned long v0 __asm("$0");
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_whami"
|
|
: "=r" (v0)
|
|
: "i" (PAL_OSF1_whami)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
|
|
return (v0);
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_wrfen(unsigned long onoff)
|
|
{
|
|
register unsigned long a0 __asm("$16") = onoff;
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_wrfen"
|
|
: "=r" (a0)
|
|
: "i" (PAL_OSF1_wrfen), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_wripir(unsigned long cpu_id)
|
|
{
|
|
register unsigned long a0 __asm("$16") = cpu_id;
|
|
|
|
__asm __volatile("call_pal %1 # PAL_ipir"
|
|
: "=r" (a0)
|
|
: "i" (PAL_ipir), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_wrusp(unsigned long usp)
|
|
{
|
|
register unsigned long a0 __asm("$16") = usp;
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_wrusp"
|
|
: "=r" (a0)
|
|
: "i" (PAL_OSF1_wrusp), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_wrmces(unsigned long mces)
|
|
{
|
|
register unsigned long a0 __asm("$16") = mces;
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_wrmces"
|
|
: "=r" (a0)
|
|
: "i" (PAL_OSF1_wrmces), "0" (a0)
|
|
/* clobbers t0, t8..t11 */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
static __inline void
|
|
alpha_pal_wrval(unsigned long val)
|
|
{
|
|
register unsigned long a0 __asm("$16") = val;
|
|
|
|
__asm __volatile("call_pal %1 # PAL_OSF1_wrval"
|
|
: "=r" (a0)
|
|
: "i" (PAL_OSF1_wrval), "0" (a0)
|
|
/* clobbers t0, t8..t11, a0 (above) */
|
|
: "$1", "$22", "$23", "$24", "$25");
|
|
}
|
|
|
|
#endif /* __ALPHA_ALPHA_CPU_H__ */
|