e621e8f3df
works properly (XXX: the real fix is to implement proper CLFK_BASEPRI()) - prepare an independent statclock(9) handler which use MIPS3 CPU internal clock interrupt. Enabled by options ENABLE_INT5_STATCLOCK, but not enabled by default.
14 lines
329 B
Plaintext
14 lines
329 B
Plaintext
# $NetBSD: std.cobalt,v 1.13 2006/07/18 12:51:01 tsutsui Exp $
|
|
|
|
machine cobalt mips
|
|
include "conf/std" # MI standard options
|
|
makeoptions MACHINE_ARCH="mipsel"
|
|
|
|
options MIPS3
|
|
options MIPS3_ENABLE_CLOCK_INTR
|
|
|
|
options EXEC_ELF32 # exec ELF32 binaries
|
|
options EXEC_SCRIPT # exec #! scripts
|
|
|
|
makeoptions DEFTEXTADDR="0x80001000"
|