Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
4fa507b4fc
NetBSD/sys/arch/mips/include
History
mhitch 4fa507b4fc More merged mips1/mips3 support: 
Remove cpu-specific routines from locore.S and add them to locore_r2000.S
and locore_r4000.S.  Add entries in locore jump vector table for switch_exit()
and the cpu_switch() context resume.
Add offsets into the jump vector to genassym.cf for use in locore.S.
1997-06-19 06:31:14 +00:00
..
ansi.h Define _BSD_CLOCKID_T_ and _BSD_TIMER_T_ 1996-11-15 22:38:45 +00:00
aout_machdep.h
asm.h PROF -> GPROF 1996-11-30 02:48:57 +00:00
bsd-aout.h KERNEL -> _KERNEL 1995-03-28 18:13:48 +00:00
cachectl.h Add sys_sysarch() calls for the standard mips userspace cache-control calls. 1997-06-09 11:46:16 +00:00
cdefs.h Add hooks for definiing kernel RCSId and copyright symbols, 1997-05-15 08:47:05 +00:00
conf.h lint: Create mips/include/conf.h with prototypes for {mem device. 1997-05-24 08:57:59 +00:00
cpu.h Changes for configuring both MIPS1 and MIPS3, from a merge of 1997-06-16 23:41:40 +00:00
cpuregs.h Fix idempotent inclusion test macro: _MACHCONST -> _MIPS_CPUREGS_H_ 1997-06-16 07:41:08 +00:00
ecoff_machdep.h Add ecoff symbol header definitions for mips1. 1997-05-25 21:22:19 +00:00
elf_machdep.h Add architecture-specific ELf relocs for mips chips. 1997-03-03 00:19:29 +00:00
elf.h Rename unused macro ELF_HDR_SIZE -> MIPS_ELF_HDR_SIZE to avoid clash 1996-06-26 04:41:41 +00:00
endian.h Fix error from in_addr_t changes by christos: htonl() takes in_addr_t 1996-10-13 20:59:02 +00:00
float.h NetBSD's ieee FP definitions for the pmax are valid for other mips cpus; 1996-03-18 22:40:21 +00:00
ieeefp.h NetBSD's ieee FP definitions for the pmax are valid for other mips cpus; 1996-03-18 22:40:21 +00:00
kdbparam.h
limits.h Remove pmax-specific CLK_TICK to prepare for moving to sys/arch/mips. 1996-03-19 02:45:48 +00:00
locore.h More merged mips1/mips3 support: 1997-06-19 06:31:14 +00:00
mips1_pte.h Changes for configuring both MIPS1 and MIPS3, from a merge of 1997-06-16 23:41:40 +00:00
mips3_pte.h Changes for configuring both MIPS1 and MIPS3, from a merge of 1997-06-16 23:41:40 +00:00
mips_opcode.h Merge in additions of missing MIPS-I opcodes, and r4000-in-32-bit mode 1996-03-23 18:49:29 +00:00
mips_param.h Garbage-collect non-jumptable prototype for wbflush(). 1997-06-16 03:52:08 +00:00
pcb.h From Toru Nishimura: user pcb/proc changes for exception handling and 1997-06-15 17:36:24 +00:00
pmap.h Yet more mips1/mips3 merging: 1997-06-16 07:47:42 +00:00
proc.h From Toru Nishimura: user pcb/proc changes for exception handling and 1997-06-15 17:36:24 +00:00
profile.h Change "___mcount" -> "__mcount" in asm() code in arch/mips/include/profile.h. 1996-11-11 22:13:29 +00:00
psl.h Move merged pmax psl.h with mips1/mips3 support to mips/include/psl.h. 1997-06-16 01:10:03 +00:00
pte.h Remove stray macro definition; didn't hurt for MIPS1 only, but wrong for 1997-06-17 04:12:38 +00:00
ptrace.h Reserve a number in the machine-dependent range for PT_STEP, in 1995-12-21 09:28:36 +00:00
reg.h From Toru Nishimura: exception trapframe changes. 1997-06-15 17:37:45 +00:00
regdef.h
regnum.h Remove #ifdef LANGUAGE_C - protected definition of "struct reg". 1996-03-19 15:20:39 +00:00
reloc.h Fix for elf{32,64} changes: make <mips/reloc.h> re-includable, 1996-10-07 03:15:03 +00:00
setjmp.h
signal.h Add eight 32-bit (XXX) words of reserved space to struct sigcontext, 1996-03-19 04:22:04 +00:00
stdarg.h Revert pmax stdarg.h and varargs.h to versions from 1995-11-13. Those 1996-02-26 23:29:05 +00:00
sysarch.h Add sys_sysarch() calls for the standard mips userspace cache-control calls. 1997-06-09 11:46:16 +00:00
trap.h Change pmax T_USER bit (software only) to be 0x20, the same as the 1996-03-24 08:12:53 +00:00
types.h From Toru Nishimura: _FORKBRAINDAMAGE is gone, user process entered through 1997-06-15 17:28:46 +00:00
varargs.h Revert pmax stdarg.h and varargs.h to versions from 1995-11-13. Those 1996-02-26 23:29:05 +00:00
vmparam.h bring mrg-vm-swap2 onto mainilne. 1997-06-12 15:09:23 +00:00