105 lines
3.6 KiB
C
105 lines
3.6 KiB
C
/* $NetBSD: flashreg.h,v 1.2 2008/04/28 20:23:22 martin Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 2002 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Naoto Shimazaki of YOKOGAWA Electric Corporation.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Intel 28F128 Flash Memory registers
|
|
*/
|
|
|
|
#define I28F128_BLOCK_SIZE 0x20000 /* 128Kbyte */
|
|
#define I28F128_BLOCK_MASK 0x1ffff /* 128Kbyte */
|
|
|
|
#define I28F128_MANUFACT 0x89
|
|
#define I28F128_DEVCODE 0x18
|
|
#define I28F128_PRIM_COMM0 0x01
|
|
#define I28F128_PRIM_COMM1 0x00
|
|
#define I28F128_PRIM_EXT_TBL0 0x31
|
|
#define I28F128_PRIM_EXT_TBL1 0x00
|
|
|
|
#define I28F128_RESET 0xff
|
|
#define I28F128_READ_ARRAY I28F128_RESET
|
|
#define I28F128_READ_ID 0x90
|
|
#define I28F128_READ_STATUS 0x70
|
|
#define I28F128_CLEAR_STATUS 0x50
|
|
|
|
#define I28F128_BLK_ERASE_1ST 0x20
|
|
#define I28F128_BLK_ERASE_2ND 0xd0
|
|
#define I28F128_WORDBYTE_PROG 0x40
|
|
#define I28F128_WRITE_BUFFER 0xe8
|
|
#define I28F128_WBUF_CONFIRM 0xd0
|
|
|
|
#define I28F128_S_READY 0x80
|
|
#define I28F128_S_ERASE_SUSPEND 0x40
|
|
#define I28F128_S_COMSEQ_ERROR 0x30
|
|
#define I28F128_S_ERASE_ERROR 0x20
|
|
#define I28F128_S_PROG_ERROR 0x10
|
|
#define I28F128_S_LOW_VOLTAGE 0x08
|
|
#define I28F128_S_PROG_SUSPEND 0x04
|
|
#define I28F128_S_BLOCK_LOCKED 0x02
|
|
|
|
#define I28F128_XS_BUF_AVAIL 0x80
|
|
|
|
#define I28F128_BUFFER_SIZE 0x20
|
|
|
|
#define I28F128_BLOCK_ERASE_TIME 1000000 /* usec */
|
|
#define I28F128_WRITE_BUFFER_TIMEOUT 800 /* usec */
|
|
#define I28F128_WRITE_WORD_TIMEOUT 800 /* usec */
|
|
|
|
|
|
#define MBM29LV160_MANUFACT 0x04
|
|
#define MBM29LV160TE_DEVCODE 0x22c4
|
|
#define MBM29LV160BE_DEVCODE 0x2249
|
|
|
|
#define MBM29LV160_SUBSECT_MASK 0x000f8000
|
|
#define MBM29LV160TE_SUBSECT_ADDR 0x000f8000
|
|
#define MBM29LV160BE_SUBSECT_ADDR 0x00000000
|
|
|
|
#define MBM29LV160_COMM_ADDR0 (0x555 << 1)
|
|
#define MBM29LV160_COMM_ADDR1 (0x2aa << 1)
|
|
#define MBM29LV160_COMM_ADDR2 (0x555 << 1)
|
|
#define MBM29LV160_COMM_ADDR3 (0x555 << 1)
|
|
#define MBM29LV160_COMM_ADDR4 (0x2aa << 1)
|
|
#define MBM29LV160_COMM_ADDR5 (0x555 << 1)
|
|
|
|
#define MBM29LV160_COMM_CMD0 0xaa
|
|
#define MBM29LV160_COMM_CMD1 0x55
|
|
|
|
#define MBM29LV160_SIGN_CMD2 0x90
|
|
#define MBM29LV160_PROG_CMD2 0xa0
|
|
#define MBM29LV160_ESECT_CMD2 0x80
|
|
#define MBM29LV160_ESECT_CMD3 0xaa
|
|
#define MBM29LV160_ESECT_CMD4 0x55
|
|
#define MBM29LV160_ESECT_CMD5 0x30
|
|
|
|
#define MBM29LV160_DEVCODE_REG 0x02
|
|
|
|
#define MBM29LV160_SECT_SIZE 0x00010000
|
|
#define MBM29LV160_SUBSECT_SIZE 0x00002000
|