586 lines
23 KiB
C
586 lines
23 KiB
C
/* $NetBSD: siopreg.h,v 1.12 2003/08/07 16:26:45 agc Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1990 The Regents of the University of California.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* Van Jacobson of Lawrence Berkeley Laboratory.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* @(#)siopreg.h 7.3 (Berkeley) 2/5/91
|
|
*/
|
|
|
|
/*
|
|
* NCR 53C710 SCSI interface hardware description.
|
|
*
|
|
* From the Mach scsi driver for the 53C700
|
|
*/
|
|
|
|
typedef struct {
|
|
|
|
#ifndef ARCH_720
|
|
|
|
/*00*/ volatile unsigned char siop_sien; /* rw: SCSI Interrupt Enable */
|
|
/*01*/ volatile unsigned char siop_sdid; /* rw: SCSI Destination ID */
|
|
/*02*/ volatile unsigned char siop_scntl1; /* rw: SCSI control reg 1 */
|
|
/*03*/ volatile unsigned char siop_scntl0; /* rw: SCSI control reg 0 */
|
|
|
|
/*04*/ volatile unsigned char siop_socl; /* rw: SCSI Output Control Latch */
|
|
/*05*/ volatile unsigned char siop_sodl; /* rw: SCSI Output Data Latch */
|
|
/*06*/ volatile unsigned char siop_sxfer; /* rw: SCSI Transfer reg */
|
|
/*07*/ volatile unsigned char siop_scid; /* rw: SCSI Chip ID reg */
|
|
|
|
/*08*/ volatile unsigned char siop_sbcl; /* ro: SCSI Bus Control Lines */
|
|
/*09*/ volatile unsigned char siop_sbdl; /* ro: SCSI Bus Data Lines */
|
|
/*0a*/ volatile unsigned char siop_sidl; /* ro: SCSI Input Data Latch */
|
|
/*0b*/ volatile unsigned char siop_sfbr; /* ro: SCSI First Byte Received */
|
|
|
|
/*0c*/ volatile unsigned char siop_sstat2; /* ro: SCSI status reg 2 */
|
|
/*0d*/ volatile unsigned char siop_sstat1; /* ro: SCSI status reg 1 */
|
|
/*0e*/ volatile unsigned char siop_sstat0; /* ro: SCSI status reg 0 */
|
|
/*0f*/ volatile unsigned char siop_dstat; /* ro: DMA status */
|
|
|
|
/*10*/ volatile unsigned long siop_dsa; /* rw: Data Structure Address */
|
|
|
|
/*14*/ volatile unsigned char siop_ctest3; /* ro: Chip test register 3 */
|
|
/*15*/ volatile unsigned char siop_ctest2; /* ro: Chip test register 2 */
|
|
/*16*/ volatile unsigned char siop_ctest1; /* ro: Chip test register 1 */
|
|
/*17*/ volatile unsigned char siop_ctest0; /* ro: Chip test register 0 */
|
|
|
|
/*18*/ volatile unsigned char siop_ctest7; /* rw: Chip test register 7 */
|
|
/*19*/ volatile unsigned char siop_ctest6; /* rw: Chip test register 6 */
|
|
/*1a*/ volatile unsigned char siop_ctest5; /* rw: Chip test register 5 */
|
|
/*1b*/ volatile unsigned char siop_ctest4; /* rw: Chip test register 4 */
|
|
|
|
/*1c*/ volatile unsigned long siop_temp; /* rw: Temporary Stack reg */
|
|
|
|
/*20*/ volatile unsigned char siop_lcrc; /* rw: LCRC value */
|
|
/*21*/ volatile unsigned char siop_ctest8; /* rw: Chip test register 8 */
|
|
/*22*/ volatile unsigned char siop_istat; /* rw: Interrupt Status reg */
|
|
/*23*/ volatile unsigned char siop_dfifo; /* rw: DMA FIFO */
|
|
|
|
/*24*/ volatile unsigned char siop_dcmd; /* rw: DMA Command Register */
|
|
/*25*/ volatile unsigned char siop_dbc2; /* rw: DMA Byte Counter reg */
|
|
/*26*/ volatile unsigned char siop_dbc1;
|
|
/*27*/ volatile unsigned char siop_dbc0;
|
|
|
|
/*28*/ volatile unsigned long siop_dnad; /* rw: DMA Next Address */
|
|
|
|
/*2c*/ volatile unsigned long siop_dsp; /* rw: DMA SCRIPTS Pointer reg */
|
|
|
|
/*30*/ volatile unsigned long siop_dsps; /* rw: DMA SCRIPTS Pointer Save reg */
|
|
|
|
/*34*/ volatile unsigned long siop_scratch; /* rw: Scratch Register */
|
|
|
|
/*38*/ volatile unsigned char siop_dcntl; /* rw: DMA Control reg */
|
|
/*39*/ volatile unsigned char siop_dwt; /* rw: DMA Watchdog Timer */
|
|
/*3a*/ volatile unsigned char siop_dien; /* rw: DMA Interrupt Enable */
|
|
/*3b*/ volatile unsigned char siop_dmode; /* rw: DMA Mode reg */
|
|
|
|
/*3c*/ volatile unsigned long siop_adder;
|
|
|
|
#else
|
|
|
|
/*00*/ volatile unsigned char siop_scntl3; /* rw: SCSI control reg 3 */
|
|
/*01*/ volatile unsigned char siop_scntl2; /* rw: SCSI control reg 2 */
|
|
/*02*/ volatile unsigned char siop_scntl1; /* rw: SCSI control reg 1 */
|
|
/*03*/ volatile unsigned char siop_scntl0; /* rw: SCSI control reg 0 */
|
|
|
|
/*04*/ volatile unsigned char siop_gpreg; /* rw: SCSI */
|
|
/*05*/ volatile unsigned char siop_sdid; /* rw: SCSI Destination ID */
|
|
/*06*/ volatile unsigned char siop_sxfer; /* rw: SCSI Transfer reg */
|
|
/*07*/ volatile unsigned char siop_scid; /* rw: SCSI Chip ID reg */
|
|
|
|
/*08*/ volatile unsigned char siop_sbcl; /* ro: SCSI Bus Control Lines */
|
|
/*09*/ volatile unsigned char siop_ssid; /* ro: SCSI */
|
|
/*0a*/ volatile unsigned char siop_socl; /* rw: SCSI Output Control Latch */
|
|
/*0b*/ volatile unsigned char siop_sfbr; /* ro: SCSI First Byte Received */
|
|
|
|
/*0c*/ volatile unsigned char siop_sstat2; /* ro: SCSI status reg 2 */
|
|
/*0d*/ volatile unsigned char siop_sstat1; /* ro: SCSI status reg 1 */
|
|
/*0e*/ volatile unsigned char siop_sstat0; /* ro: SCSI status reg 0 */
|
|
/*0f*/ volatile unsigned char siop_dstat; /* ro: DMA status */
|
|
|
|
/*10*/ volatile unsigned long siop_dsa; /* rw: Data Structure Address */
|
|
|
|
/*14*/ volatile unsigned char siop_14_; /* ??: */
|
|
/*15*/ volatile unsigned char siop_15_; /* ??: */
|
|
/*16*/ volatile unsigned char siop_16_; /* ??: */
|
|
/*17*/ volatile unsigned char siop_istat; /* rw: Interrupt Status reg */
|
|
|
|
/*18*/ volatile unsigned char siop_ctest3; /* ro: Chip test register 3 */
|
|
/*19*/ volatile unsigned char siop_ctest2; /* ro: Chip test register 2 */
|
|
/*1a*/ volatile unsigned char siop_ctest1; /* ro: Chip test register 1 */
|
|
/*1b*/ volatile unsigned char siop_ctest0; /* ro: Chip test register 0 */
|
|
|
|
/*1c*/ volatile unsigned long siop_temp; /* rw: Temporary Stack reg */
|
|
|
|
/*20*/ volatile unsigned char siop_ctest6; /* rw: Chip test register 6 */
|
|
/*21*/ volatile unsigned char siop_ctest5; /* rw: Chip test register 5 */
|
|
/*22*/ volatile unsigned char siop_ctest4; /* rw: Chip test register 4 */
|
|
/*23*/ volatile unsigned char siop_dfifo; /* rw: DMA FIFO */
|
|
|
|
/*24*/ volatile unsigned char siop_dcmd; /* rw: DMA Command Register */
|
|
/*25*/ volatile unsigned char siop_dbc2; /* rw: DMA Byte Counter reg */
|
|
/*26*/ volatile unsigned char siop_dbc1;
|
|
/*27*/ volatile unsigned char siop_dbc0;
|
|
|
|
/*28*/ volatile unsigned long siop_dnad; /* rw: DMA Next Address */
|
|
|
|
/*2c*/ volatile unsigned long siop_dsp; /* rw: DMA SCRIPTS Pointer reg */
|
|
|
|
/*30*/ volatile unsigned long siop_dsps; /* rw: DMA SCRIPTS Pointer Save reg */
|
|
|
|
/*34*/ volatile unsigned long siop_scratcha; /* rw: Scratch Register A */
|
|
|
|
/*38*/ volatile unsigned char siop_dcntl; /* rw: DMA Control reg */
|
|
/*39*/ volatile unsigned char siop_dwt; /* rw: DMA Watchdog Timer */
|
|
/*3a*/ volatile unsigned char siop_dien; /* rw: DMA Interrupt Enable */
|
|
/*3b*/ volatile unsigned char siop_dmode; /* rw: DMA Mode reg */
|
|
|
|
/*3c*/ volatile unsigned long siop_adder;
|
|
|
|
/*40*/ volatile unsigned short siop_sist; /* rw: SCSI Interrupt Status */
|
|
#define SIOP_SIST_STO 0x0400 /* timeout (select) */
|
|
#define SIOP_SIST_GEN 0x0200 /* timeout (general) */
|
|
#define SIOP_SIST_HTH 0x0100 /* handshake timer expired */
|
|
#define SIOP_SIST_MA 0x0080 /* phase mismatch */
|
|
#define SIOP_SIST_CMP 0x0040 /* function complete */
|
|
#define SIOP_SIST_SEL 0x0020 /* selected */
|
|
#define SIOP_SIST_RSL 0x0010 /* reselected */
|
|
#define SIOP_SIST_SGE 0x0008 /* gross error (over/underflow) */
|
|
#define SIOP_SIST_UDC 0x0004 /* unexpected disconnect */
|
|
#define SIOP_SIST_RST 0x0002 /* RST received */
|
|
#define SIOP_SIST_PAR 0x0001 /* scsi parity error */
|
|
/*42*/ volatile unsigned short siop_sien; /* rw: SCSI Interrupt Enable */
|
|
#define SIOP_SIEN_STO 0x0400 /* timeout (select) */
|
|
#define SIOP_SIEN_GEN 0x0200 /* timeout (general) */
|
|
#define SIOP_SIEN_HTH 0x0100 /* handshake timer expired */
|
|
#define SIOP_SIEN_MA 0x0080 /* phase mispatch */
|
|
#define SIOP_SIEN_CMP 0x0040 /* function complete */
|
|
#define SIOP_SIEN_SEL 0x0020 /* selected */
|
|
#define SIOP_SIEN_RSL 0x0010 /* reselected */
|
|
#define SIOP_SIEN_SGE 0x0008 /* gross error (over/underflow) */
|
|
#define SIOP_SIEN_UDC 0x0004 /* unexpected disconnect */
|
|
#define SIOP_SIEN_RST 0x0002 /* scsi bus reset */
|
|
#define SIOP_SIEN_PAR 0x0001 /* scsi parity error */
|
|
|
|
/*44*/ volatile unsigned char siop_gpcntl; /* rw: SCSI */
|
|
/*45*/ volatile unsigned char siop_macntl; /* rw: SCSI */
|
|
/*46*/ volatile unsigned char siop_swide; /* rw: SCSI */
|
|
/*47*/ volatile unsigned char siop_slpar; /* rw: SCSI */
|
|
|
|
/*48*/ volatile unsigned short siop_respid; /* rw: SCSI Reselect-IDS */
|
|
/*4a*/ volatile unsigned char siop_stime1; /* rw: SCSI */
|
|
/*4b*/ volatile unsigned char siop_stime0; /* rw: SCSI */
|
|
|
|
/*4c*/ volatile unsigned char siop_stest3; /* ro: Chip test register 3 */
|
|
#define SIOP_STEST3_HSC 0x20 /* Halt SCSI Clock */
|
|
/*4d*/ volatile unsigned char siop_stest2; /* ro: Chip test register 2 */
|
|
/*4e*/ volatile unsigned char siop_stest1; /* ro: Chip test register 1 */
|
|
#define SIOP_STEST1_DBLEN 0x08 /* SCLK Double Enable */
|
|
#define SIOP_STEST1_DBLSEL 0x04 /* SCLK Doubler Select */
|
|
/*4f*/ volatile unsigned char siop_stest0; /* ro: Chip test register 0 */
|
|
|
|
/*50*/ volatile unsigned char siop_50_; /* rw: SCSI */
|
|
/*51*/ volatile unsigned char siop_stest4; /* rw: SCSI */
|
|
/*52*/ volatile unsigned short siop_sidl; /* ro: SCSI Input Data Latch */
|
|
|
|
/*54*/ volatile unsigned short siop_54_; /* rw: SCSI */
|
|
/*56*/ volatile unsigned short siop_sodl; /* rw: SCSI Output Data Latch */
|
|
|
|
/*58*/ volatile unsigned short siop_58_; /* rw: SCSI */
|
|
/*5a*/ volatile unsigned short siop_sbdl; /* ro: SCSI Bus Data Lines */
|
|
|
|
/*5c*/ volatile unsigned long siop_scratchb; /* rw: Scratch Register B */
|
|
#endif
|
|
|
|
} siop_regmap_t;
|
|
typedef volatile siop_regmap_t *siop_regmap_p;
|
|
|
|
/*
|
|
* Register defines
|
|
*/
|
|
|
|
/* Scsi control register 0 (scntl0) */
|
|
|
|
#define SIOP_SCNTL0_ARB 0xc0 /* Arbitration mode */
|
|
# define SIOP_ARB_SIMPLE 0x00
|
|
# define SIOP_ARB_FULL 0xc0
|
|
#define SIOP_SCNTL0_START 0x20 /* Start Sequence */
|
|
#define SIOP_SCNTL0_WATN 0x10 /* (Select) With ATN */
|
|
#define SIOP_SCNTL0_EPC 0x08 /* Enable Parity Checking */
|
|
#define SIOP_SCNTL0_EPG 0x04 /* Enable Parity Generation */
|
|
#define SIOP_SCNTL0_AAP 0x02 /* Assert ATN on Parity Error */
|
|
#define SIOP_SCNTL0_TRG 0x01 /* Target Mode */
|
|
|
|
/* Scsi control register 1 (scntl1) */
|
|
|
|
#define SIOP_SCNTL1_EXC 0x80 /* Extra Clock Cycle of data setup */
|
|
#define SIOP_SCNTL1_ADB 0x40 /* Assert Data Bus */
|
|
#ifndef ARCH_720
|
|
#define SIOP_SCNTL1_ESR 0x20 /* Enable Selection/Reselection */
|
|
#else
|
|
#define SIOP_SCNTL1_DHP 0x20 /* Disable Halt on Parity or ATN */
|
|
#endif
|
|
#define SIOP_SCNTL1_CON 0x10 /* Connected */
|
|
#define SIOP_SCNTL1_RST 0x08 /* Assert RST */
|
|
#define SIOP_SCNTL1_AESP 0x04 /* Assert even SCSI parity */
|
|
#ifndef ARCH_720
|
|
#define SIOP_SCNTL1_RES0 0x02 /* Reserved */
|
|
#define SIOP_SCNTL1_RES1 0x01 /* Reserved */
|
|
#else
|
|
#define SIOP_SCNTL1_IARB 0x02 /* Immediate Arbitration */
|
|
#define SIOP_SCNTL1_SST 0x01 /* Start SCSI Transfer */
|
|
#endif
|
|
|
|
/* Scsi control register 3 (scntl3) */
|
|
|
|
#ifdef ARCH_720
|
|
#define SIOP_SCNTL3_ULTRA 0x80 /* Ultra Enable */
|
|
#define SIOP_SCNTL3_SCF 0x70 /* Synch Clock Conversion Factor */
|
|
#define SIOP_SCNTL3_EWS 0x08 /* Enable Wide SCSI */
|
|
#define SIOP_SCNTL3_CCF 0x07 /* Clock Conversion Factor */
|
|
#endif
|
|
|
|
/* Scsi interrupt enable register (sien) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_SIEN_M_A 0x80 /* Phase Mismatch or ATN active */
|
|
#define SIOP_SIEN_FCMP 0x40 /* Function Complete */
|
|
#define SIOP_SIEN_STO 0x20 /* (Re)Selection timeout */
|
|
#define SIOP_SIEN_SEL 0x10 /* (Re)Selected */
|
|
#define SIOP_SIEN_SGE 0x08 /* SCSI Gross Error */
|
|
#define SIOP_SIEN_UDC 0x04 /* Unexpected Disconnect */
|
|
#define SIOP_SIEN_RST 0x02 /* RST asserted */
|
|
#define SIOP_SIEN_PAR 0x01 /* Parity Error */
|
|
#endif
|
|
|
|
/* Scsi chip ID (scid) */
|
|
|
|
#define SIOP_SCID_VALUE(i) (1<<i)
|
|
#ifdef ARCH_720
|
|
#define SIOP_SCID_RRE 0x40 /* Enable Response to Reselection */
|
|
#define SIOP_SCID_SRE 0x20 /* Enable Response to Selection */
|
|
#endif
|
|
|
|
/* Scsi transfer register (sxfer) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_SXFER_DHP 0x80 /* Disable Halt on Parity error/ ATN asserted */
|
|
#define SIOP_SXFER_TP 0x70 /* Synch Transfer Period */
|
|
/* see specs for formulas:
|
|
Period = TCP * (4 + XFERP )
|
|
TCP = 1 + CLK + 1..2;
|
|
*/
|
|
#define SIOP_SXFER_MO 0x0f /* Synch Max Offset */
|
|
# define SIOP_MAX_OFFSET 8
|
|
#else
|
|
#define SIOP_SXFER_TP 0xe0 /* Synch Transfer Period */
|
|
/* see specs for formulas:
|
|
Period = TCP * (4 + XFERP )
|
|
TCP = 1 + CLK + 1..2;
|
|
*/
|
|
#define SIOP_SXFER_MO 0x1f /* Synch Max Offset */
|
|
# define SIOP_MAX_OFFSET 16
|
|
#endif
|
|
|
|
/* Scsi output data latch register (sodl) */
|
|
|
|
/* Scsi output control latch register (socl) */
|
|
|
|
#define SIOP_REQ 0x80 /* SCSI signal <x> asserted */
|
|
#define SIOP_ACK 0x40
|
|
#define SIOP_BSY 0x20
|
|
#define SIOP_SEL 0x10
|
|
#define SIOP_ATN 0x08
|
|
#define SIOP_MSG 0x04
|
|
#define SIOP_CD 0x02
|
|
#define SIOP_IO 0x01
|
|
|
|
#define SIOP_PHASE(socl) SCSI_PHASE(socl)
|
|
|
|
/* Scsi first byte received register (sfbr) */
|
|
|
|
/* Scsi input data latch register (sidl) */
|
|
|
|
/* Scsi bus data lines register (sbdl) */
|
|
|
|
/* Scsi bus control lines register (sbcl). Same as socl */
|
|
|
|
/* DMA status register (dstat) */
|
|
|
|
#define SIOP_DSTAT_DFE 0x80 /* DMA FIFO empty */
|
|
#ifndef ARCH_720
|
|
#define SIOP_DSTAT_RES 0x40
|
|
#else
|
|
#define SIOP_DSTAT_HPE 0x40 /* Host Parity Error */
|
|
#endif
|
|
#define SIOP_DSTAT_BF 0x20 /* Bus fault */
|
|
#define SIOP_DSTAT_ABRT 0x10 /* Aborted */
|
|
#define SIOP_DSTAT_SSI 0x08 /* SCRIPT Single Step */
|
|
#define SIOP_DSTAT_SIR 0x04 /* SCRIPT Interrupt Instruction */
|
|
#define SIOP_DSTAT_WTD 0x02 /* Watchdog Timeout Detected */
|
|
#define SIOP_DSTAT_IID 0x01 /* Invalid Instruction Detected */
|
|
|
|
/* Scsi status register 0 (sstat0) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_SSTAT0_M_A 0x80 /* Phase Mismatch or ATN active */
|
|
#define SIOP_SSTAT0_FCMP 0x40 /* Function Complete */
|
|
#define SIOP_SSTAT0_STO 0x20 /* (Re)Selection timeout */
|
|
#define SIOP_SSTAT0_SEL 0x10 /* (Re)Selected */
|
|
#define SIOP_SSTAT0_SGE 0x08 /* SCSI Gross Error */
|
|
#define SIOP_SSTAT0_UDC 0x04 /* Unexpected Disconnect */
|
|
#define SIOP_SSTAT0_RST 0x02 /* RST asserted */
|
|
#define SIOP_SSTAT0_PAR 0x01 /* Parity Error */
|
|
#else
|
|
#define SIOP_SSTAT0_ILF 0x80 /* SIDL lsb full */
|
|
#define SIOP_SSTAT0_ORF 0x40 /* SODR lsb full */
|
|
#define SIOP_SSTAT0_OLF 0x20 /* SODL lsb full */
|
|
#define SIOP_SSTAT0_AIP 0x10 /* Arbitration in progress */
|
|
#define SIOP_SSTAT0_LOA 0x08 /* Lost Arbitration */
|
|
#define SIOP_SSTAT0_WOA 0x04 /* Won Arbitration */
|
|
#define SIOP_SSTAT0_RST 0x02 /* SCSI RST/ signal */
|
|
#define SIOP_SSTAT0_SDP0 0x01 /* SCSI SDP0/ parity signal */
|
|
#endif
|
|
|
|
/* Scsi status register 1 (sstat1) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_SSTAT1_ILF 0x80 /* Input latch (sidl) full */
|
|
#define SIOP_SSTAT1_ORF 0x40 /* output reg (sodr) full */
|
|
#define SIOP_SSTAT1_OLF 0x20 /* output latch (sodl) full */
|
|
#define SIOP_SSTAT1_AIP 0x10 /* Arbitration in progress */
|
|
#define SIOP_SSTAT1_LOA 0x08 /* Lost arbitration */
|
|
#define SIOP_SSTAT1_WOA 0x04 /* Won arbitration */
|
|
#define SIOP_SSTAT1_RST 0x02 /* SCSI RST current value */
|
|
#define SIOP_SSTAT1_SDP 0x01 /* SCSI SDP current value */
|
|
#else
|
|
#define SIOP_SSTAT1_FF 0xf0 /* SCSI FIFO flags (bytecount) */
|
|
#define SIOP_SSTAT1_SDP0 0x08 /* Latched (on REQ) SCSI Parity */
|
|
#define SIOP_SSTAT1_MSG 0x04 /* Latched SCSI phase */
|
|
#define SIOP_SSTAT1_CD 0x02
|
|
#define SIOP_SSTAT1_IO 0x01
|
|
#endif
|
|
|
|
/* Scsi status register 2 (sstat2) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_SSTAT2_FF 0xf0 /* SCSI FIFO flags (bytecount) */
|
|
# define SIOP_SCSI_FIFO_DEEP 8
|
|
#define SIOP_SSTAT2_SDP 0x08 /* Latched (on REQ) SCSI SDP */
|
|
#define SIOP_SSTAT2_MSG 0x04 /* Latched SCSI phase */
|
|
#define SIOP_SSTAT2_CD 0x02
|
|
#define SIOP_SSTAT2_IO 0x01
|
|
#else
|
|
#define SIOP_SSTAT2_ILF1 0x80 /* SIDL msb full */
|
|
#define SIOP_SSTAT2_ORF1 0x40 /* SODR msb full */
|
|
#define SIOP_SSTAT2_OLF1 0x20 /* SODL msb full */
|
|
#define SIOP_SSTAT2_FF4 0x10 /* FIFO flags bit 4 */
|
|
#define SIOP_SSTAT2_SPL1 0x08 /* Latched Parity for SD15-8 */
|
|
#define SIOP_SSTAT2_DIFF 0x04 /* DIFFSENSE Sense */
|
|
#define SIOP_SSTAT2_LDSC 0x02 /* Last Disconnect */
|
|
#define SIOP_SSTAT2_SDP1 0x01 /* SCSI SDP1 Parity */
|
|
#endif
|
|
|
|
/* Chip test register 0 (ctest0) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST0_RES0 0x80
|
|
#define SIOP_CTEST0_BTD 0x40 /* Byte-to-byte Timer Disable */
|
|
#define SIOP_CTEST0_GRP 0x20 /* Generate Receive Parity for Passthrough */
|
|
#define SIOP_CTEST0_EAN 0x10 /* Enable Active Negation */
|
|
#define SIOP_CTEST0_HSC 0x08 /* Halt SCSI clock */
|
|
#define SIOP_CTEST0_ERF 0x04 /* Extend REQ/ACK Filtering */
|
|
#define SIOP_CTEST0_RES1 0x02
|
|
#define SIOP_CTEST0_DDIR 0x01 /* Xfer direction (1-> from SCSI bus) */
|
|
#endif
|
|
|
|
/* Chip test register 1 (ctest1) */
|
|
|
|
#define SIOP_CTEST1_FMT 0xf0 /* Byte empty in DMA FIFO bottom (high->byte3) */
|
|
#define SIOP_CTEST1_FFL 0x0f /* Byte full in DMA FIFO top, same */
|
|
|
|
/* Chip test register 2 (ctest2) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST2_RES 0x80
|
|
#else
|
|
#define SIOP_CTETS2_DDIR 0x80 /* Data Transfer Direction */
|
|
#endif
|
|
#define SIOP_CTEST2_SIGP 0x40 /* Signal process */
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST2_SOFF 0x20 /* Synch Offset compare (1-> zero Init, max Tgt */
|
|
#define SIOP_CTEST2_SFP 0x10 /* SCSI FIFO Parity */
|
|
#else
|
|
#define SIOP_CTEST2_RES5 0x20
|
|
#define SIOP_CTEST2_RES4 0x10
|
|
#endif
|
|
#define SIOP_CTEST2_DFP 0x08 /* DMA FIFO Parity */
|
|
#define SIOP_CTEST2_TEOP 0x04 /* True EOP (a-la 5380) */
|
|
#define SIOP_CTEST2_DREQ 0x02 /* DREQ status */
|
|
#define SIOP_CTEST2_DACK 0x01 /* DACK status */
|
|
|
|
/* Chip test register 3 (ctest3) read-only, top of SCSI FIFO */
|
|
|
|
#ifdef ARCH_720
|
|
#define SIOP_CTEST3_V 0xf0 /* Chip revision level */
|
|
#define SIOP_CTEST3_FLF 0x08 /* Flush DMA FIFO */
|
|
#define SIOP_CTEST3_CLF 0x04 /* Clear DMA FIFO */
|
|
#define SIOP_CTEST3_FM 0x02 /* Fetch pin mode */
|
|
#define SIOP_CTEST3_SM 0x01 /* Snoop pins mode */
|
|
#endif
|
|
|
|
/* Chip test register 4 (ctest4) */
|
|
|
|
#define SIOP_CTEST4_MUX 0x80 /* Host bus multiplex mode */
|
|
#define SIOP_CTEST4_ZMOD 0x40 /* High-impedance outputs */
|
|
#define SIOP_CTEST4_SZM 0x20 /* ditto, SCSI "outputs" */
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST4_SLBE 0x10 /* SCSI loobpack enable */
|
|
#define SIOP_CTEST4_SFWR 0x08 /* SCSI FIFO write enable (from sodl) */
|
|
#else
|
|
#define SIOP_CTEST4_SRTM 0x10 /* Shadow Register Test Mode */
|
|
#define SIOP_CTEST4_EHPC 0x08 /* Enable Host Parity Check */
|
|
#endif
|
|
#define SIOP_CTEST4_FBL 0x07 /* DMA FIFO Byte Lane select (from ctest6)
|
|
4->0, .. 7->3 */
|
|
|
|
/* Chip test register 5 (ctest5) */
|
|
|
|
#define SIOP_CTEST5_ADCK 0x80 /* Clock Address Incrementor */
|
|
#define SIOP_CTEST5_BBCK 0x40 /* Clock Byte counter */
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST5_ROFF 0x20 /* Reset SCSI offset */
|
|
#else
|
|
#define SIOP_CTEST5_RES 0x20
|
|
#endif
|
|
#define SIOP_CTEST5_MASR 0x10 /* Master set/reset pulses (of bits 3-0) */
|
|
#define SIOP_CTEST5_DDIR 0x08 /* (re)set internal DMA direction */
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST5_EOP 0x04 /* (re)set internal EOP */
|
|
#define SIOP_CTEST5_DREQ 0x02 /* (re)set internal REQ */
|
|
#define SIOP_CTEST5_DACK 0x01 /* (re)set internal ACK */
|
|
#else
|
|
#define SIOP_CTEST5_RAM 0x06 /* SCRIPTS RAM 1-0 */
|
|
#define SIOP_CTEST5 RAMEN 0x01 /* RAM Base Address Enable */
|
|
#endif
|
|
|
|
/* Chip test register 6 (ctest6) DMA FIFO access */
|
|
|
|
/* Chip test register 7 (ctest7) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_CTEST7_CDIS 0x80 /* Cache burst disable */
|
|
#define SIOP_CTEST7_SC1 0x40 /* Snoop control 1 */
|
|
#define SIOP_CTEST7_SC0 0x20 /* Snoop contorl 0 */
|
|
#define SIOP_CTEST7_STD 0x10 /* Selection timeout disable */
|
|
#define SIOP_CTEST7_DFP 0x08 /* DMA FIFO parity bit */
|
|
#define SIOP_CTEST7_EVP 0x04 /* Even parity (to host bus) */
|
|
#define SIOP_CTEST7_TT1 0x02 /* Transfer type bit */
|
|
#define SIOP_CTEST7_DIFF 0x01 /* Differential mode */
|
|
#endif
|
|
|
|
/* DMA FIFO register (dfifo) */
|
|
|
|
#define SIOP_DFIFO_RES 0x80
|
|
#define SIOP_DFIFO_BO 0x7f /* FIFO byte offset counter */
|
|
|
|
/* Interrupt status register (istat) */
|
|
|
|
#define SIOP_ISTAT_ABRT 0x80 /* Abort operation */
|
|
#define SIOP_ISTAT_RST 0x40 /* Software reset */
|
|
#define SIOP_ISTAT_SIGP 0x20 /* Signal process */
|
|
#ifndef ARCH_720
|
|
#define SIOP_ISTAT_RES 0x10
|
|
#else
|
|
#define SIOP_ISTAT_SEM 0x10 /* Semaphore */
|
|
#endif
|
|
#define SIOP_ISTAT_CON 0x08 /* Connected */
|
|
#ifndef ARCH_720
|
|
#define SIOP_ISTAT_RES1 0x04
|
|
#else
|
|
#define SIOP_ISTAT_INTF 0x04 /* Interrupt on the Fly */
|
|
#endif
|
|
#define SIOP_ISTAT_SIP 0x02 /* SCSI Interrupt pending */
|
|
#define SIOP_ISTAT_DIP 0x01 /* DMA Interrupt pending */
|
|
|
|
/* Chip test register 8 (ctest8) */
|
|
|
|
#define SIOP_CTEST8_V 0xf0 /* Chip revision level */
|
|
#define SIOP_CTEST8_FLF 0x08 /* Flush DMA FIFO */
|
|
#define SIOP_CTEST8_CLF 0x04 /* Clear DMA and SCSI FIFOs */
|
|
#define SIOP_CTEST8_FM 0x02 /* Fetch pin mode */
|
|
#define SIOP_CTEST8_SM 0x01 /* Snoop pins mode */
|
|
|
|
/* DMA Mode register (dmode) */
|
|
|
|
#define SIOP_DMODE_BL_MASK 0xc0 /* 0->1 1->2 2->4 3->8 */
|
|
#define SIOP_DMODE_FC 0x30 /* Function code */
|
|
#define SIOP_DMODE_PD 0x08 /* Program/data */
|
|
#define SIOP_DMODE_FAM 0x04 /* Fixed address mode */
|
|
#define SIOP_DMODE_U0 0x02 /* User programmable transfer type */
|
|
#define SIOP_DMODE_MAN 0x01 /* Manual start mode */
|
|
|
|
/* DMA interrupt enable register (dien) */
|
|
|
|
#define SIOP_DIEN_RES 0xc0
|
|
#ifdef ARCH_720
|
|
#define SIOP_DIEN_HPED 0x40 /* Host Parity */
|
|
#endif
|
|
#define SIOP_DIEN_BF 0x20 /* On Bus Fault */
|
|
#define SIOP_DIEN_ABRT 0x10 /* On Abort */
|
|
#define SIOP_DIEN_SSI 0x08 /* On SCRIPTS sstep */
|
|
#define SIOP_DIEN_SIR 0x04 /* On SCRIPTS intr instruction */
|
|
#define SIOP_DIEN_WTD 0x02 /* On watchdog timeout */
|
|
#define SIOP_DIEN_IID 0x01 /* On illegal instruction detected */
|
|
|
|
/* DMA control register (dcntl) */
|
|
|
|
#ifndef ARCH_720
|
|
#define SIOP_DCNTL_CF_MASK 0xc0 /* Clock frequency dividers:
|
|
0 --> 37.51..50.00 Mhz, div=2
|
|
1 --> 25.01..37.50 Mhz, div=1.5
|
|
2 --> 16.67..25.00 Mhz, div=1
|
|
3 --> 50.01..66.67 Mhz, div=3
|
|
*/
|
|
#else
|
|
#define SIOP_DCNTL_STE 0x80 /* Size Throttle Enable */
|
|
#define SIOP_DCNTL_BSM 0x40 /* Bus Mode */
|
|
#endif
|
|
#define SIOP_DCNTL_EA 0x20 /* Enable ack */
|
|
#define SIOP_DCNTL_SSM 0x10 /* Single step mode */
|
|
#ifndef ARCH_720
|
|
#define SIOP_DCNTL_LLM 0x08 /* Enable SCSI Low-level mode */
|
|
#else
|
|
#define SIOP_DCNTL_BW16 0x8 /* Bus Width 16 */
|
|
#endif
|
|
#define SIOP_DCNTL_STD 0x04 /* Start DMA operation */
|
|
#define SIOP_DCNTL_FA 0x02 /* Fast arbitration */
|
|
#define SIOP_DCNTL_COM 0x01 /* 53C700 compatibility */
|