Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
NetBSD/sys/arch/arm32/podulebus/if_eb.c

1588 lines
36 KiB
C
Raw Blame History

/* $NetBSD: if_eb.c,v 1.13 1997/03/19 02:43:03 mark Exp $ */
/*
* Copyright (c) 1995 Mark Brinicombe
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Mark Brinicombe.
* 4. The name of the company nor the name of the author may be used to
* endorse or promote products derived from this software without specific
* prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* RiscBSD kernel project
*
* if_eb.c
*
* EtherB device driver
*
* Created : 08/07/95
*/
/*
* SEEQ 80C04 device driver
*/
/*
* Bugs/possible improvements:
* - Does not currently support DMA
* - Does not currently support multicasts
* - Does not transmit multiple packets in one go
*/
#include <sys/types.h>
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/errno.h>
#include <sys/ioctl.h>
#include <sys/mbuf.h>
#include <sys/socket.h>
#include <sys/syslog.h>
#include <sys/device.h>
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_types.h>
#include <net/if_ether.h>
#ifdef INET
#include <netinet/in.h>
#include <netinet/in_systm.h>
#include <netinet/in_var.h>
#include <netinet/ip.h>
#include <netinet/if_inarp.h>
#endif
#ifdef NS
#include <netns/ns.h>
#include <netns/ns_if.h>
#endif
#include "bpfilter.h"
#if NBPFILTER > 0
#include <net/bpf.h>
#include <net/bpfdesc.h>
#endif
#include <machine/cpu.h>
#include <machine/katelib.h>
#include <machine/io.h>
#include <machine/irqhandler.h>
#include <machine/bootconfig.h>
#include <arm32/podulebus/if_ebreg.h>
#include <arm32/podulebus/podulebus.h>
#include <arm32/podulebus/podules.h>
#define ETHER_MIN_LEN 64
#define ETHER_MAX_LEN 1514
#define ETHER_ADDR_LEN 6
#ifndef EB_TIMEOUT
#define EB_TIMEOUT 60
#endif
/*#define EB_TX_DEBUG*/
/*#define EB_RX_DEBUG*/
/*#define EB_DEBUG*/
/*#define EB_PACKET_DEBUG*/
/* for debugging convenience */
#ifdef EB_DEBUG
#define dprintf(x) printf x
#else
#define dprintf(x)
#endif
/*
* per-line info and status
*/
struct eb_softc {
struct device sc_dev;
irqhandler_t sc_ih;
int sc_irq; /* IRQ number */
podule_t *sc_podule; /* Our podule */
int sc_podule_number; /* Our podule number */
u_int sc_iobase; /* base I/O addr */
struct ethercom sc_ethercom; /* ethernet common */
char sc_pktbuf[EB_BUFSIZ]; /* frame buffer */
int sc_config1; /* Current config1 bits */
int sc_config2; /* Current config2 bits */
int sc_command; /* Current command bits */
int sc_irqclaimed; /* Whether we have an IRQ claimed */
int sc_rx_ptr; /* Receive buffer pointer */
int sc_tx_ptr; /* Transmit buffer pointer */
};
/*
* prototypes
*/
int ebintr __P((void *));
static int eb_init __P((struct eb_softc *));
static int eb_ioctl __P((struct ifnet *, u_long, caddr_t));
static void eb_start __P((struct ifnet *));
static void eb_watchdog __P((struct ifnet *));
static void eb_reinit __P((struct eb_softc *));
static void eb_chipreset __P((struct eb_softc *));
static void eb_ramtest __P((struct eb_softc *));
static int eb_stoptx __P((struct eb_softc *));
static int eb_stoprx __P((struct eb_softc *));
static void eb_stop __P((struct eb_softc *));
static void eb_writebuf __P((struct eb_softc *, u_char *, int, int));
static void eb_readbuf __P((struct eb_softc *, u_char *, int, int));
static void ebread __P((struct eb_softc *, caddr_t, int));
static struct mbuf *ebget __P((caddr_t, int, struct ifnet *));
static void eb_hardreset __P((struct eb_softc *));
static void ebgetpackets __P((struct eb_softc *));
static void ebtxpacket __P((struct eb_softc *));
int ebprobe __P((struct device *, void *, void *));
void ebattach __P((struct device *, struct device *, void *));
/* driver structure for autoconf */
struct cfattach eb_ca = {
sizeof(struct eb_softc), ebprobe, ebattach
};
struct cfdriver eb_cd = {
NULL, "eb", DV_IFNET
};
#if 0
/*
* Dump the chip registers
*/
void
ebdump(iobase)
u_int iobase;
{
dprintf(("%08x: %04x %04x %04x %04x %04x %04x %04x %04x\n", iobase,
ReadShort(iobase + 0x00), ReadShort(iobase + 0x40),
ReadShort(iobase + 0x80), ReadShort(iobase + 0xc0),
ReadShort(iobase + 0x100), ReadShort(iobase + 0x140),
ReadShort(iobase + 0x180), ReadShort(iobase + 0x1c0)));
}
#endif
/*
* Dump the interface buffer
*/
void
eb_dump_buffer(sc, offset)
struct eb_softc *sc;
int offset;
{
#ifdef EB_PACKET_DEBUG
u_int iobase = sc->sc_iobase;
int addr;
int loop;
int size;
int ctrl;
int ptr;
addr = offset;
do {
WriteShort(sc->sc_iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_FIFO_READ);
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1 | EB_BUFCODE_LOCAL_MEM);
WriteShort(iobase + EB_8004_DMA_ADDR, addr);
ptr = ReadShort(iobase + EB_8004_BUFWIN);
ctrl = ReadShort(iobase + EB_8004_BUFWIN);
ptr = ((ptr & 0xff) << 8) | ((ptr >> 8) & 0xff);
if (ptr == 0) break;
size = ptr - addr;
printf("addr=%04x size=%04x ", addr, size);
printf("cmd=%02x st=%02x\n", ctrl & 0xff, ctrl >> 8);
for (loop = 0; loop < size - 4; loop += 2)
printf("%04x ", ReadShort(iobase + EB_8004_BUFWIN));
printf("\n");
addr = ptr;
} while (size != 0);
#endif
}
/*
* Probe routine.
*/
/*
* int ebprobe(struct device *parent, void *match, void *aux)
*
* Probe for the ether3 podule.
*/
int
ebprobe(parent, match, aux)
struct device *parent;
void *match;
void *aux;
{
struct podule_attach_args *pa = (void *)aux;
u_int iobase;
/* dprintf(("Probing for SEEQ 8004... \n"));*/
/* Look for a network slot interface */
if (matchpodule(pa, MANUFACTURER_ANT, PODULE_ANT_ETHERB, -1) == 0)
return(0);
iobase = pa->pa_podule->mod_base + EB_8004_BASE;
/* Reset it - Why here ? */
WriteShort(iobase + EB_8004_CONFIG2, EB_CFG2_RESET);
delay(100);
return(1);
}
/*
* void ebattach(struct device *parent, struct device *dev, void *aux)
*
* Attach podule.
*/
void
ebattach(parent, self, aux)
struct device *parent;
struct device *self;
void *aux;
{
struct eb_softc *sc = (void *)self;
struct podule_attach_args *pa = (void *)aux;
struct ifnet *ifp = &sc->sc_ethercom.ec_if;
int loop;
int sum;
int id;
u_int8_t myaddr[ETHER_ADDR_LEN];
/* dprintf(("Attaching %s...\n", sc->sc_dev.dv_xname));*/
/* Note the podule number and validate */
if (pa->pa_podule_number == -1)
panic("Podule has disappeared !");
sc->sc_podule_number = pa->pa_podule_number;
sc->sc_podule = pa->pa_podule;
podules[sc->sc_podule_number].attached = 1;
/* Set the address of the controller for easy access */
sc->sc_iobase = sc->sc_podule->mod_base + EB_8004_BASE;
/* Read the station address - the receiver must be off */
WriteShort(sc->sc_iobase + EB_8004_CONFIG1, EB_BUFCODE_STATION_ADDR);
for (sum = 0, loop = 0; loop < ETHER_ADDR_LEN; ++loop) {
myaddr[loop] =
ReadByte(sc->sc_iobase + EB_8004_BUFWIN);
sum += myaddr[loop];
}
/*
* Hard code the ether address if we don't have one.
* Build the address from the machine id.
*/
/*
* Hmm I have a rev f 80C04 that always reports an ether address of
* 00:00:00:00:10:00 following a reset. Not sure if this is a faulty
* card or a quirk I do not know about. Perhaps we should always set
* the ether address
*/
if (sum == 0 || sum == 0x10) {
myaddr[0] = 0x00;
myaddr[1] = 0x00;
myaddr[2] = 0xa4;
myaddr[3] = bootconfig.machine_id[2] + 0x10;
myaddr[4] = bootconfig.machine_id[1];
myaddr[5] = bootconfig.machine_id[0];
}
/* Get the product ID */
WriteShort(sc->sc_iobase + EB_8004_CONFIG1, EB_BUFCODE_PRODUCTID);
id = ReadByte(sc->sc_iobase + EB_8004_BUFWIN);
/* Print out some information for the user. */
if ((id & 0xf0) == 0xa0)
printf(" SEEQ80C04 rev %x address %s", id & 0x0f,
ether_sprintf(myaddr));
else
printf(" SEEQ???? rev %02x address %s", id,
ether_sprintf(myaddr));
sc->sc_irqclaimed = 0;
/* Set up the interrupt structure */
sc->sc_ih.ih_func = ebintr;
sc->sc_ih.ih_arg = sc;
sc->sc_ih.ih_level = IPL_NET;
sc->sc_ih.ih_name = "net: eb";
/* Claim either a network slot interrupt or a podule interrupt */
if (sc->sc_podule_number >= MAX_PODULES)
sc->sc_irq = IRQ_NETSLOT;
else
sc->sc_irq = IRQ_PODULE /*+ sc->sc_podule_number*/;
/* Stop the board. */
eb_chipreset(sc);
eb_stoptx(sc);
eb_stoprx(sc);
/* Initialise ifnet structure. */
bcopy(sc->sc_dev.dv_xname, ifp->if_xname, IFNAMSIZ);
ifp->if_softc = sc;
ifp->if_start = eb_start;
ifp->if_ioctl = eb_ioctl;
ifp->if_watchdog = eb_watchdog;
ifp->if_flags = IFF_BROADCAST | IFF_NOTRAILERS;
/* Now we can attach the interface. */
/* dprintf(("Attaching interface...\n"));*/
if_attach(ifp);
ether_ifattach(ifp, myaddr);
/* Finally, attach to bpf filter if it is present. */
#if NBPFILTER > 0
/* dprintf(("Attaching to BPF...\n"));*/
bpfattach(&ifp->if_bpf, ifp, DLT_EN10MB, sizeof(struct ether_header));
#endif
/* Should test the RAM */
eb_ramtest(sc);
/* dprintf(("ebattach() finished.\n"));*/
}
/*
* Test the RAM on the ethernet card. This does not work yet
*/
void
eb_ramtest(sc)
struct eb_softc *sc;
{
register u_int iobase = sc->sc_iobase;
register int loop;
register u_int sum = 0;
/* dprintf(("eb_ramtest()\n"));*/
/*
* Test the buffer memory on the board.
* Write simple pattens to it and read them back.
*/
/* Set up the whole buffer RAM for writing */
WriteShort(iobase + EB_8004_CONFIG1, EB_BUFCODE_TX_EAP);
WriteShort(iobase + EB_8004_BUFWIN, ((EB_BUFFER_SIZE >> 8) - 1));
WriteShort(iobase + EB_8004_TX_PTR, 0x0000);
WriteShort(iobase + EB_8004_RX_PTR, EB_BUFFER_SIZE - 2);
/* Set the write start address and write a pattern */
eb_writebuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
WriteShort(iobase + EB_8004_BUFWIN, loop);
/* Set the read start address and verify the pattern */
eb_readbuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
if (ReadShort(iobase + EB_8004_BUFWIN) != loop)
++sum;
if (sum != 0)
dprintf(("sum=%d\n", sum));
/* Set the write start address and write a pattern */
eb_writebuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
WriteShort(iobase + EB_8004_BUFWIN, loop ^ (EB_BUFFER_SIZE - 1));
/* Set the read start address and verify the pattern */
eb_readbuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
if (ReadShort(iobase + EB_8004_BUFWIN) != (loop ^ (EB_BUFFER_SIZE - 1)))
++sum;
if (sum != 0)
dprintf(("sum=%d\n", sum));
/* Set the write start address and write a pattern */
eb_writebuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
WriteShort(iobase + EB_8004_BUFWIN, 0xaa55);
/* Set the read start address and verify the pattern */
eb_readbuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
if (ReadShort(iobase + EB_8004_BUFWIN) != 0xaa55)
++sum;
if (sum != 0)
dprintf(("sum=%d\n", sum));
/* Set the write start address and write a pattern */
eb_writebuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
WriteShort(iobase + EB_8004_BUFWIN, 0x55aa);
/* Set the read start address and verify the pattern */
eb_readbuf(sc, NULL, 0x0000, 0);
for (loop = 0; loop < EB_BUFFER_SIZE; loop += 2)
if (ReadShort(iobase + EB_8004_BUFWIN) != 0x55aa)
++sum;
if (sum != 0)
dprintf(("sum=%d\n", sum));
/* Report */
if (sum == 0)
printf(" %dK buffer RAM\n", EB_BUFFER_SIZE / 1024);
else
printf(" buffer RAM failed self test, %d faults\n", sum);
}
/* Claim an irq for the board */
void
eb_claimirq(sc)
struct eb_softc *sc;
{
/* Have we claimed one already ? */
if (sc->sc_irqclaimed) return;
/* Claim it */
dprintf(("eb_claimirq(%d)\n", sc->sc_irq));
if (irq_claim(sc->sc_irq, &sc->sc_ih))
panic("Cannot install IRQ handler for IRQ %d\n", sc->sc_irq);
sc->sc_irqclaimed = 1;
}
/* Release an irq */
void
eb_releaseirq(sc)
struct eb_softc *sc;
{
/* Have we claimed one ? */
if (!sc->sc_irqclaimed) return;
dprintf(("eb_releaseirq(%d)\n", sc->sc_irq));
if (irq_release(sc->sc_irq, &sc->sc_ih))
panic("Cannot release IRQ handler for IRQ %d\n", sc->sc_irq);
sc->sc_irqclaimed = 0;
}
/*
* Stop and reinitialise the interface.
*/
static void
eb_reinit(sc)
struct eb_softc *sc;
{
int s;
dprintf(("eb_reinit()\n"));
/* Stop and reinitialise the interface */
s = splimp();
eb_stop(sc);
eb_init(sc);
(void)splx(s);
}
/*
* Stop the tx interface.
*
* Returns 0 if the tx was already stopped or 1 if it was active
*/
static int
eb_stoptx(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
int timeout;
int status;
dprintf(("eb_stoptx()\n"));
status = ReadShort(iobase + EB_8004_STATUS);
if (!(status & EB_STATUS_TX_ON))
return(0);
/* Stop any tx and wait for confirmation */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_TX_OFF);
timeout = 20000;
do {
status = ReadShort(iobase + EB_8004_STATUS);
} while ((status & EB_STATUS_TX_ON) && --timeout > 0);
if (timeout == 0)
dprintf(("eb_stoptx: timeout waiting for tx termination\n"));
/* Clear any pending tx interrupt */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_TX_INTACK);
return(1);
}
/*
* Stop the rx interface.
*
* Returns 0 if the tx was already stopped or 1 if it was active
*/
static int
eb_stoprx(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
int timeout;
int status;
dprintf(("eb_stoprx()\n"));
status = ReadShort(iobase + EB_8004_STATUS);
if (!(status & EB_STATUS_RX_ON))
return(0);
/* Stop any rx and wait for confirmation */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_RX_OFF);
timeout = 20000;
do {
status = ReadShort(iobase + EB_8004_STATUS);
} while ((status & EB_STATUS_RX_ON) && --timeout > 0);
if (timeout == 0)
dprintf(("eb_stoprx: timeout waiting for rx termination\n"));
/* Clear any pending rx interrupt */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_RX_INTACK);
return(1);
}
/*
* Stop interface.
* Stop all IO and shut the interface down
*/
static void
eb_stop(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
dprintf(("eb_stop()\n"));
/* Stop all IO */
eb_stoptx(sc);
eb_stoprx(sc);
/* Disable rx and tx interrupts */
sc->sc_command &= (EB_CMD_RX_INTEN | EB_CMD_TX_INTEN);
/* Clear any pending interrupts */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command
| EB_CMD_RX_INTACK | EB_CMD_TX_INTACK | EB_CMD_TEST_INTACK
| EB_CMD_BW_INTACK);
dprintf(("st=%08x", ReadShort(iobase + EB_8004_STATUS)));
/* Release the irq */
eb_releaseirq(sc);
/* Put the chip to sleep */
WriteShort(iobase + EB_8004_CONFIG1, EB_BUFCODE_CONFIG3);
WriteShort(iobase + EB_8004_BUFWIN, EB_CFG3_SLEEP);
/* Cancel any watchdog timer */
sc->sc_ethercom.ec_if.if_timer = 0;
}
/*
* Reset the chip
* Following this the software registers are reset
*/
static void
eb_chipreset(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
dprintf(("eb_chipreset()\n"));
/* Reset the controller. Min of 4us delay here */
WriteShort(iobase + EB_8004_CONFIG2, EB_CFG2_RESET);
delay(100);
sc->sc_command = 0;
sc->sc_config1 = 0;
sc->sc_config2 = 0;
}
/*
* Do a hardware reset of the board, and upload the ethernet address again in
* case the board forgets.
*/
static void
eb_hardreset(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
int loop;
struct ifnet *ifp;
ifp = &sc->sc_ethercom.ec_if;
dprintf(("eb_hardreset()\n"));
/* Stop any activity */
eb_stoptx(sc);
eb_stoprx(sc);
eb_chipreset(sc);
/* Set up defaults for the registers */
sc->sc_config2 = 0;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
sc->sc_command = 0x00;
sc->sc_config1 = 0;
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1);
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command);
WriteShort(iobase + EB_8004_CONFIG1, EB_BUFCODE_TX_EAP);
WriteShort(iobase + EB_8004_BUFWIN, ((EB_TX_BUFFER_SIZE >> 8) - 1));
/* Write the station address - the receiver must be off */
WriteShort(sc->sc_iobase + EB_8004_CONFIG1,
sc->sc_config1 | EB_BUFCODE_STATION_ADDR);
for (loop = 0; loop < ETHER_ADDR_LEN; ++loop) {
WriteByte(sc->sc_iobase + EB_8004_BUFWIN,
LLADDR(ifp->if_sadl)[loop]);
}
}
/*
* write to the buffer memory on the interface
*
* If addr is within range for the interface buffer then the buffer
* address is set to addr.
* If len != 0 then data is copied from the address starting at buf
* to the interface buffer.
*/
static void
eb_writebuf(sc, buf, addr, len)
struct eb_softc *sc;
u_char *buf;
int addr;
int len;
{
u_int iobase = sc->sc_iobase;
int loop;
int timeout;
dprintf(("writebuf: st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));
/* If we have a valid buffer address set the buffer pointer and direction */
if (addr >= 0 && addr < EB_BUFFER_SIZE) {
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1 | EB_BUFCODE_LOCAL_MEM);
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_FIFO_WRITE);
/* Should wait here of FIFO empty flag */
timeout = 20000;
while ((ReadShort(iobase + EB_8004_STATUS) & EB_STATUS_FIFO_EMPTY) == 0 && --timeout > 0);
WriteShort(iobase + EB_8004_DMA_ADDR, addr);
}
for (loop = 0; loop < len; loop += 2)
WriteShort(iobase + EB_8004_BUFWIN, buf[loop] | buf[loop + 1] << 8);
/* if (len > 0)
outsw(iobase + EB_8004_BUFWIN, buf, len / 2);*/
}
/*
* read from the buffer memory on the interface
*
* If addr is within range for the interface buffer then the buffer
* address is set to addr.
* If len != 0 then data is copied from the interface buffer to the
* address starting at buf.
*/
static void
eb_readbuf(sc, buf, addr, len)
struct eb_softc *sc;
u_char *buf;
int addr;
int len;
{
u_int iobase = sc->sc_iobase;
int loop;
int word;
int timeout;
dprintf(("readbuf: st=%04x addr=%04x len=%d\n", ReadShort(iobase + EB_8004_STATUS), addr, len));
/* If we have a valid buffer address set the buffer pointer and direction */
if (addr >= 0 && addr < EB_BUFFER_SIZE) {
if ((ReadShort(iobase + EB_8004_STATUS) & EB_STATUS_FIFO_DIR) == 0) {
/* Should wait here of FIFO empty flag */
timeout = 20000;
while ((ReadShort(iobase + EB_8004_STATUS) & EB_STATUS_FIFO_EMPTY) == 0 && --timeout > 0);
}
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1 | EB_BUFCODE_LOCAL_MEM);
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_FIFO_WRITE);
/* Should wait here of FIFO empty flag */
timeout = 20000;
while ((ReadShort(iobase + EB_8004_STATUS) & EB_STATUS_FIFO_EMPTY) == 0 && --timeout > 0);
WriteShort(iobase + EB_8004_DMA_ADDR, addr);
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_FIFO_READ);
/* Should wait here of FIFO full flag */
timeout = 20000;
while ((ReadShort(iobase + EB_8004_STATUS) & EB_STATUS_FIFO_FULL) == 0 && --timeout > 0);
}
for (loop = 0; loop < len; loop += 2) {
word = ReadShort(iobase + EB_8004_BUFWIN);
buf[loop] = word & 0xff;
buf[loop + 1] = word >> 8;
}
/* if (len > 0)
insw(iobase + EB_8004_BUFWIN, buf, len / 2);*/
}
/*
* Initialize interface.
*
* This should leave the interface in a state for packet reception and transmission
*/
static int
eb_init(sc)
struct eb_softc *sc;
{
struct ifnet *ifp = &sc->sc_ethercom.ec_if;
u_int iobase = sc->sc_iobase;
int s;
dprintf(("eb_init()\n"));
s = splimp();
/* Grab an irq */
eb_claimirq(sc);
/* First, reset the board. */
eb_hardreset(sc);
/* Configure rx. */
dprintf(("Configuring rx...\n"));
if (ifp->if_flags & IFF_PROMISC)
sc->sc_config1 = EB_CFG1_PROMISCUOUS;
else
sc->sc_config1 = EB_CFG1_BROADCAST;
sc->sc_config1 |= 0;
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1);
/* Configure TX. */
dprintf(("Configuring tx...\n"));
WriteShort(iobase + EB_8004_CONFIG1, sc->sc_config1 | EB_BUFCODE_TX_EAP);
WriteShort(iobase + EB_8004_BUFWIN, ((EB_TX_BUFFER_SIZE >> 8) - 1));
WriteShort(iobase + EB_8004_TX_PTR, 0x0000);
sc->sc_config2 |= (EB_CFG2_OUTPUT | EB_CFG2_RX_TX_DISABLE);
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
/* Place a NULL header at the beginning of the transmit area */
eb_writebuf(sc, NULL, 0x0000, 0);
WriteShort(iobase + EB_8004_BUFWIN, 0x0000);
WriteShort(iobase + EB_8004_BUFWIN, 0x0000);
sc->sc_command |= EB_CMD_TX_INTEN;
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command);
/* Setup the Rx pointers */
sc->sc_rx_ptr = EB_TX_BUFFER_SIZE;
WriteShort(iobase + EB_8004_RX_PTR, sc->sc_rx_ptr);
WriteShort(iobase + EB_8004_RX_END, (sc->sc_rx_ptr >> 8));
/* Place a NULL header at the beginning of the receive area */
eb_writebuf(sc, NULL, sc->sc_rx_ptr, 0);
WriteShort(iobase + EB_8004_BUFWIN, 0x0000);
WriteShort(iobase + EB_8004_BUFWIN, 0x0000);
/* Turn on Rx */
sc->sc_command |= EB_CMD_RX_INTEN;
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_RX_ON);
/* Set flags appropriately. */
ifp->if_flags |= IFF_RUNNING;
ifp->if_flags &= ~IFF_OACTIVE;
dprintf(("init: st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));
/* And start output. */
eb_start(ifp);
(void)splx(s);
return(0);
}
/*
* Start output on interface. Get datagrams from the queue and output them,
* giving the receiver a chance between datagrams. Call only from splimp or
* interrupt level!
*/
static void
eb_start(ifp)
struct ifnet *ifp;
{
struct eb_softc *sc = ifp->if_softc;
int s;
s = splimp();
#ifdef EB_TX_DEBUG
dprintf(("eb_start()...\n"));
#endif
/* Don't do anything if output is active. */
if (ifp->if_flags & IFF_OACTIVE)
return;
/* Mark interface as output active */
ifp->if_flags |= IFF_OACTIVE;
/* tx packets */
ebtxpacket(sc);
(void)splx(s);
}
/*
* Transfer a packet to the interface buffer and start transmission
*
* Called at splimp()
*/
void
ebtxpacket(sc)
struct eb_softc *sc;
{
u_int iobase = sc->sc_iobase;
struct mbuf *m, *m0;
struct ifnet *ifp;
int len;
ifp = &sc->sc_ethercom.ec_if;
/* Dequeue the next datagram. */
IF_DEQUEUE(&ifp->if_snd, m0);
/* If there's nothing to send, return. */
if (!m0) {
ifp->if_flags &= ~IFF_OACTIVE;
sc->sc_config2 |= EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
#ifdef EB_TX_DEBUG
dprintf(("tx finished\n"));
#endif
return;
}
/* Give the packet to the bpf, if any. */
#if NBPFILTER > 0
if (ifp->if_bpf)
bpf_mtap(ifp->if_bpf, m0);
#endif
#ifdef EB_TX_DEBUG
dprintf(("Tx new packet\n"));
#endif
/*
* Copy the datagram to the temporary buffer.
*
* Eventually we may as well just copy straight into the interface buffer
*/
len = 0;
for (m = m0; m; m = m->m_next) {
if (m->m_len == 0)
continue;
bcopy(mtod(m, caddr_t), sc->sc_pktbuf + len, m->m_len);
len += m->m_len;
}
m_freem(m0);
/* If packet size is odd round up to the next 16 bit boundry */
if (len % 2)
++len;
len = max(len, ETHER_MIN_LEN);
if (len > ETHER_MAX_LEN)
log(LOG_WARNING, "ea: oversize packet = %d bytes\n", len);
/* Ok we now have a packet len bytes long in our packet buffer */
/* Transfer datagram to board. */
#ifdef EB_TX_DEBUG
dprintf(("eb: xfr pkt length=%d...\n", len));
dprintf(("%s-->", ether_sprintf(sc->sc_pktbuf+6)));
dprintf(("%s\n", ether_sprintf(sc->sc_pktbuf)));
#endif
sc->sc_config2 &= ~EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
/* dprintf(("st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));*/
/* Write the packet to the interface buffer, skipping the packet header */
eb_writebuf(sc, sc->sc_pktbuf, 0x0004, len);
/* Follow it with a NULL packet header */
WriteShort(iobase + EB_8004_BUFWIN, 0x00);
WriteShort(iobase + EB_8004_BUFWIN, 0x00);
/* Write the packet header */
eb_writebuf(sc, NULL, 0x0000, 0);
WriteShort(iobase + EB_8004_BUFWIN, (((len+4) & 0xff00) >> 8) | (((len+4) & 0xff) << 8));
WriteShort(iobase + EB_8004_BUFWIN, 0x00aa);
WriteShort(iobase + EB_8004_TX_PTR, 0x0000);
/* dprintf(("st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));*/
#ifdef EB_DEBUG
eb_dump_buffer(sc, 0);
#endif
/* Now transmit the datagram. */
/* dprintf(("st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));*/
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command | EB_CMD_TX_ON);
#ifdef EB_TX_DEBUG
dprintf(("st=%04x\n", ReadShort(iobase + EB_8004_STATUS)));
dprintf(("tx: queued\n"));
#endif
}
/*
* Ethernet controller interrupt.
*/
int
ebintr(arg)
void *arg;
{
register struct eb_softc *sc = arg;
struct ifnet *ifp = &sc->sc_ethercom.ec_if;
u_int iobase = sc->sc_iobase;
int status, s;
u_int txstatus;
dprintf(("ebintr: "));
/* Get the controller status */
status = ReadShort(iobase + EB_8004_STATUS);
dprintf(("st=%04x ", status));
/* Tx interrupt ? */
if (status & EB_STATUS_TX_INT) {
dprintf(("txint "));
/* Acknowledge the interrupt */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command
| EB_CMD_TX_INTACK);
eb_readbuf(sc, (u_char *)&txstatus, 0x0000, 4);
#ifdef EB_TX_DEBUG
dprintf(("txstatus=%08x\n", txstatus));
#endif
txstatus = (txstatus >> 24) & 0xff;
/*
* Did it succeed ? Did we collide ?
*
* The exact proceedure here is not clear. We should get
* an interrupt on a sucessfull tx or on a collision.
* The done flag is set after successfull tx or 16 collisions
* We should thus get a interrupt for each of collision
* and the done bit should not be set. However it does appear
* to be set at the same time as the collision bit ...
*
* So we will count collisions and output errors and will assume
* that if the done bit is set the packet was transmitted.
* Stats may be wrong if 16 collisions occur on a packet
* as the done flag should be set but the packet may not have been
* transmitted. so the output count might not require incrementing
* if the 16 collisions flags is set. I don;t know abou this until
* it happens.
*/
if (txstatus & EB_TXHDR_COLLISION) {
ifp->if_collisions++;
} else if (txstatus & EB_TXHDR_ERROR_MASK) {
ifp->if_oerrors++;
}
/* if (txstatus & EB_TXHDR_ERROR_MASK) {
log(LOG_WARNING, "tx packet error =%02x\n", txstatus);
}*/
if (txstatus & EB_PKTHDR_DONE) {
ifp->if_opackets++;
/* Tx next packet */
s = splimp();
ebtxpacket(sc);
(void)splx(s);
}
}
/* Rx interrupt ? */
if (status & EB_STATUS_RX_INT) {
dprintf(("rxint "));
/* Acknowledge the interrupt */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command
| EB_CMD_RX_INTACK);
/* Install a watchdog timer needed atm to fixed rx lockups */
ifp->if_timer = EB_TIMEOUT;
/* Processes the received packets */
ebgetpackets(sc);
/* Make sure the receiver is on */
/* if ((status & EB_STATUS_RX_ON) == 0) {
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command
| EB_CMD_RX_ON);
printf("rxintr: rx is off st=%04x\n",status);
}*/
}
#ifdef EB_DEBUG
status = ReadShort(iobase + EB_8004_STATUS);
dprintf(("st=%04x\n", status));
#endif
return(1); /* Claim the interrupt */
}
void
ebgetpackets(sc)
struct eb_softc *sc;
{
struct ifnet *ifp = &sc->sc_ethercom.ec_if;
u_int iobase = sc->sc_iobase;
int addr;
int len;
int ctrl;
int ptr;
int pack;
int status;
u_int rxstatus;
/* We start from the last rx pointer position */
addr = sc->sc_rx_ptr;
sc->sc_config2 &= ~EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
do {
/* Read rx header */
eb_readbuf(sc, (u_char *)&rxstatus, addr, 4);
/* Split the packet header */
ptr = ((rxstatus & 0xff) << 8) | ((rxstatus >> 8) & 0xff);
ctrl = (rxstatus >> 16) & 0xff;
status = (rxstatus >> 24) & 0xff;
#ifdef EB_RX_DEBUG
dprintf(("addr=%04x ptr=%04x ctrl=%02x status=%02x\n", addr, ptr, ctrl, status));
#endif
/* Zero packet ptr ? then must be null header so exit */
if (ptr == 0) break;
/* Get packet length */
len = (ptr - addr) - 4;
if (len < 0) {
len += EB_RX_BUFFER_SIZE;
}
#ifdef EB_RX_DEBUG
dprintf(("len=%04x\n", len));
#endif
/* Has the packet rx completed ? if not then exit */
if ((status & EB_PKTHDR_DONE) == 0)
break;
/* Did we have any errors ? then note error and go to next packet */
if (status & 0x0f) {
++ifp->if_ierrors;
printf("rx packet error (%02x) - dropping packet\n", status & 0x0f);
sc->sc_config2 |= EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
eb_reinit(sc);
return;
addr = ptr;
continue;
}
/* Is the packet too big ? - this will probably be trapped above as a receive error */
if (len > ETHER_MAX_LEN) {
++ifp->if_ierrors;
printf("rx packet size error len=%d\n", len);
sc->sc_config2 |= EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
eb_reinit(sc);
return;
addr = ptr;
continue;
}
eb_readbuf(sc, sc->sc_pktbuf, addr + 4, len);
#ifdef EB_RX_DEBUG
dprintf(("%s-->", ether_sprintf(sc->sc_pktbuf+6)));
dprintf(("%s\n", ether_sprintf(sc->sc_pktbuf)));
#endif
ifp->if_ipackets++;
/* Pass data up to upper levels. */
ebread(sc, (caddr_t)sc->sc_pktbuf, len);
addr = ptr;
++pack;
} while (len != 0);
sc->sc_config2 |= EB_CFG2_OUTPUT;
WriteShort(iobase + EB_8004_CONFIG2, sc->sc_config2);
#ifdef EB_RX_DEBUG
dprintf(("new rx ptr=%04x\n", addr));
#endif
/* Store new rx pointer */
sc->sc_rx_ptr = addr;
WriteShort(iobase + EB_8004_RX_END, (sc->sc_rx_ptr >> 8));
/* Make sure the receiver is on */
WriteShort(iobase + EB_8004_COMMAND, sc->sc_command
| EB_CMD_RX_ON);
}
/*
* Pass a packet up to the higher levels.
*/
static void
ebread(sc, buf, len)
struct eb_softc *sc;
caddr_t buf;
int len;
{
register struct ether_header *eh;
struct ifnet *ifp;
struct mbuf *m;
ifp = &sc->sc_ethercom.ec_if;
eh = (struct ether_header *)buf;
len -= sizeof(struct ether_header);
if (len <= 0)
return;
/* Pull packet off interface. */
m = ebget(buf, len, ifp);
if (m == 0)
return;
#if NBPFILTER > 0
/*
* Check if there's a BPF listener on this interface.
* If so, hand off the raw packet to bpf.
*/
if (ifp->if_bpf) {
bpf_tap(ifp->if_bpf, buf, len + sizeof(struct ether_header));
/* bpf_mtap(ifp->if_bpf, m);*/
/*
* Note that the interface cannot be in promiscuous mode if
* there are no BPF listeners. And if we are in promiscuous
* mode, we have to check if this packet is really ours.
*/
if ((ifp->if_flags & IFF_PROMISC) &&
(eh->ether_dhost[0] & 1) == 0 && /* !mcast and !bcast */
bcmp(eh->ether_dhost, LLADDR(ifp->if_sadl),
sizeof(eh->ether_dhost)) != 0) {
m_freem(m);
return;
}
}
#endif
ether_input(ifp, eh, m);
}
/*
* Pull read data off a interface. Len is length of data, with local net
* header stripped. We copy the data into mbufs. When full cluster sized
* units are present we copy into clusters.
*/
struct mbuf *
ebget(buf, totlen, ifp)
caddr_t buf;
int totlen;
struct ifnet *ifp;
{
struct mbuf *top, **mp, *m;
int len;
register caddr_t cp = buf;
char *epkt;
buf += sizeof(struct ether_header);
cp = buf;
epkt = cp + totlen;
MGETHDR(m, M_DONTWAIT, MT_DATA);
if (m == 0)
return 0;
m->m_pkthdr.rcvif = ifp;
m->m_pkthdr.len = totlen;
m->m_len = MHLEN;
top = 0;
mp = &top;
while (totlen > 0) {
if (top) {
MGET(m, M_DONTWAIT, MT_DATA);
if (m == 0) {
m_freem(top);
return 0;
}
m->m_len = MLEN;
}
len = min(totlen, epkt - cp);
if (len >= MINCLSIZE) {
MCLGET(m, M_DONTWAIT);
if (m->m_flags & M_EXT)
m->m_len = len = min(len, MCLBYTES);
else
len = m->m_len;
} else {
/*
* Place initial small packet/header at end of mbuf.
*/
if (len < m->m_len) {
if (top == 0 && len + max_linkhdr <= m->m_len)
m->m_data += max_linkhdr;
m->m_len = len;
} else
len = m->m_len;
}
bcopy(cp, mtod(m, caddr_t), (unsigned)len);
cp += len;
*mp = m;
mp = &m->m_next;
totlen -= len;
if (cp == epkt)
cp = buf;
}
return top;
}
/*
* Process an ioctl request. This code needs some work - it looks pretty ugly.
*/
static int
eb_ioctl(ifp, cmd, data)
register struct ifnet *ifp;
u_long cmd;
caddr_t data;
{
struct eb_softc *sc = ifp->if_softc;
struct ifaddr *ifa = (struct ifaddr *)data;
/* struct ifreq *ifr = (struct ifreq *)data;*/
int s, error = 0;
s = splimp();
switch (cmd) {
case SIOCSIFADDR:
ifp->if_flags |= IFF_UP;
dprintf(("if_flags=%08x\n", ifp->if_flags));
switch (ifa->ifa_addr->sa_family) {
#ifdef INET
case AF_INET:
arp_ifinit(ifp, ifa);
dprintf(("Interface eb is coming up (AF_INET)\n"));
eb_init(sc);
break;
#endif
#ifdef NS
/* XXX - This code is probably wrong. */
case AF_NS:
{
register struct ns_addr *ina = &IA_SNS(ifa)->sns_addr;
if (ns_nullhost(*ina))
ina->x_host =
*(union ns_host *)LLADDR(ifp->if_sadl);
else
bcopy(ina->x_host.c_host,
LLADDR(ifp->if_sadl), ETHER_ADDR_LEN;
/* Set new address. */
dprintf(("Interface eb is coming up (AF_NS)\n"));
eb_init(sc);
break;
}
#endif
default:
dprintf(("Interface eb is coming up (default)\n"));
eb_init(sc);
break;
}
break;
case SIOCSIFFLAGS:
dprintf(("if_flags=%08x\n", ifp->if_flags));
if ((ifp->if_flags & IFF_UP) == 0 &&
(ifp->if_flags & IFF_RUNNING) != 0) {
/*
* If interface is marked down and it is running, then
* stop it.
*/
dprintf(("Interface ea is stopping\n"));
eb_stop(sc);
ifp->if_flags &= ~IFF_RUNNING;
} else if ((ifp->if_flags & IFF_UP) != 0 &&
(ifp->if_flags & IFF_RUNNING) == 0) {
/*
* If interface is marked up and it is stopped, then
* start it.
*/
dprintf(("Interface eb is restarting(1)\n"));
eb_init(sc);
} else {
/*
* Some other important flag might have changed, so
* reset.
*/
dprintf(("Interface eb is reinitialising\n"));
eb_reinit(sc);
}
break;
default:
error = EINVAL;
break;
}
(void)splx(s);
return error;
}
/*
* Device timeout routine.
*
* Ok I am not sure exactly how the device timeout should work....
* Currently what will happens is that that the device timeout is only
* set when a packet it received. This indicates we are on an active
* network and thus we should expect more packets. If non arrive in
* in the timeout period then we reinitialise as we may have jammed.
* We zero the timeout at this point so that we don't end up with
* an endless stream of timeouts if the network goes down.
*/
static void
eb_watchdog(ifp)
struct ifnet *ifp;
{
struct eb_softc *sc = ifp->if_softc;
log(LOG_ERR, "%s: device timeout\n", sc->sc_dev.dv_xname);
ifp->if_oerrors++;
dprintf(("eb_watchdog: "));
dprintf(("st=%04x\n", ReadShort(sc->sc_iobase + EB_8004_STATUS)));
/* Kick the interface */
eb_reinit(sc);
/* printf("%s: Reinitialised\n", sc->sc_dev.dv_xname);*/
ifp->if_timer = 0;
}
/* End of if_eb.c */
Reference in New Issue View Git Blame Copy Permalink