198 lines
4.1 KiB
C
198 lines
4.1 KiB
C
/* $NetBSD: icside_io.c,v 1.2 1997/03/15 18:09:34 is Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1997 Mark Brinicombe.
|
|
* Copyright (c) 1997 Causality Limited
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Mark Brinicombe.
|
|
* 4. The name of the company nor the name of the author may be used to
|
|
* endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* bus_space I/O functions for ICS IDE podule
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <machine/bus.h>
|
|
|
|
/*
|
|
* Proto types for all the bus_space structure functions
|
|
*/
|
|
|
|
bs_protos(icside);
|
|
|
|
/* Declare the icside bus space tag */
|
|
|
|
struct bus_space icside_bs_tag = {
|
|
/* cookie */
|
|
NULL,
|
|
|
|
/* mapping/unmapping */
|
|
icside_map,
|
|
icside_unmap,
|
|
icside_subregion,
|
|
|
|
/* allocation/deallocation */
|
|
icside_alloc,
|
|
icside_free,
|
|
|
|
/* barrier */
|
|
icside_barrier,
|
|
|
|
/* read (single) */
|
|
icside_r_1,
|
|
icside_r_2,
|
|
icside_r_4,
|
|
icside_r_8,
|
|
|
|
/* read multiple */
|
|
icside_rm_1,
|
|
icside_rm_2,
|
|
icside_rm_4,
|
|
icside_rm_8,
|
|
|
|
/* read region */
|
|
icside_rr_1,
|
|
icside_rr_2,
|
|
icside_rr_4,
|
|
icside_rr_8,
|
|
|
|
/* write (single) */
|
|
icside_w_1,
|
|
icside_w_2,
|
|
icside_w_4,
|
|
icside_w_8,
|
|
|
|
/* write multiple */
|
|
icside_wm_1,
|
|
icside_wm_2,
|
|
icside_wm_4,
|
|
icside_wm_8,
|
|
|
|
/* write region */
|
|
icside_wr_1,
|
|
icside_wr_2,
|
|
icside_wr_4,
|
|
icside_wr_8,
|
|
|
|
/* set multiple */
|
|
icside_sm_1,
|
|
icside_sm_2,
|
|
icside_sm_4,
|
|
icside_sm_8,
|
|
|
|
/* set region */
|
|
icside_sr_1,
|
|
icside_sr_2,
|
|
icside_sr_4,
|
|
icside_sr_8,
|
|
|
|
/* copy */
|
|
icside_c_1,
|
|
icside_c_2,
|
|
icside_c_4,
|
|
icside_c_8,
|
|
};
|
|
|
|
/* bus space functions */
|
|
|
|
int
|
|
icside_map(t, bpa, size, cacheable, bshp)
|
|
void *t;
|
|
bus_addr_t bpa;
|
|
bus_size_t size;
|
|
int cacheable;
|
|
bus_space_handle_t *bshp;
|
|
{
|
|
/*
|
|
* Temporary implementation as all I/O is already mapped etc.
|
|
*
|
|
* Eventually this function will do the mapping check for multiple maps
|
|
*/
|
|
*bshp = bpa;
|
|
return(0);
|
|
}
|
|
|
|
int
|
|
icside_alloc(t, rstart, rend, size, alignment, boundary, cacheable,
|
|
bpap, bshp)
|
|
void *t;
|
|
bus_addr_t rstart, rend;
|
|
bus_size_t size, alignment, boundary;
|
|
int cacheable;
|
|
bus_addr_t *bpap;
|
|
bus_space_handle_t *bshp;
|
|
{
|
|
panic("icside_alloc(): Help!\n");
|
|
}
|
|
|
|
|
|
void
|
|
icside_unmap(t, bsh, size)
|
|
void *t;
|
|
bus_space_handle_t bsh;
|
|
bus_size_t size;
|
|
{
|
|
/*
|
|
* Temporary implementation
|
|
*/
|
|
}
|
|
|
|
void
|
|
icside_free(t, bsh, size)
|
|
void *t;
|
|
bus_space_handle_t bsh;
|
|
bus_size_t size;
|
|
{
|
|
|
|
panic("icside_free(): Help!\n");
|
|
/* icside_unmap() does all that we need to do. */
|
|
/* icside_unmap(t, bsh, size);*/
|
|
}
|
|
|
|
int
|
|
icside_subregion(t, bsh, offset, size, nbshp)
|
|
void *t;
|
|
bus_space_handle_t bsh;
|
|
bus_size_t offset, size;
|
|
bus_space_handle_t *nbshp;
|
|
{
|
|
|
|
*nbshp = bsh + offset;
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
icside_barrier(t, bsh, offset, len, flags)
|
|
void *t;
|
|
bus_space_handle_t bsh;
|
|
bus_size_t offset, len;
|
|
int flags;
|
|
{
|
|
}
|