3a90817270
By default this is off, and only slightly changes the code to load SR when a temp register is available. This can be used by the platform code to handle slow to clear interrupts (our case) or to mask off any interrupt any interrupt at run-time. This can be very useful for embedded platforms that have less than desirable interrupt properties. |
||
|---|---|---|
| .. | ||
| conf | ||
| include | ||
| mips | ||
| Makefile | ||
| Makefile.inc | ||