32dc3c5832
Now use amiga HW for soft interrupts, non-contig options (2 or many chunks), interrupt handler lists, 4066 ethernet, 1291 scsi, option to defer level 6 interrupts to level 4 (deal with icky built-in serial port)
166 lines
5.7 KiB
C
166 lines
5.7 KiB
C
/* $NetBSD: sbicvar.h,v 1.5 1995/02/12 19:19:21 chopps Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1990 The Regents of the University of California.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* Van Jacobson of Lawrence Berkeley Laboratory.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* @(#)scsivar.h 7.1 (Berkeley) 5/8/90
|
|
*/
|
|
#ifndef _SBICVAR_H_
|
|
#define _SBICVAR_H_
|
|
|
|
/*
|
|
* The largest single request will be MAXPHYS bytes which will require
|
|
* at most MAXPHYS/NBPG+1 chain elements to describe, i.e. if none of
|
|
* the buffer pages are physically contiguous (MAXPHYS/NBPG) and the
|
|
* buffer is not page aligned (+1).
|
|
*/
|
|
#define DMAMAXIO (MAXPHYS/NBPG+1)
|
|
|
|
struct dma_chain {
|
|
int dc_count;
|
|
char *dc_addr;
|
|
};
|
|
|
|
struct sbic_pending {
|
|
TAILQ_ENTRY(sbic_pending) link;
|
|
struct scsi_xfer *xs;
|
|
};
|
|
|
|
struct sbic_softc {
|
|
struct device sc_dev;
|
|
struct isr sc_isr;
|
|
struct target_sync {
|
|
u_char state;
|
|
u_char period;
|
|
u_char offset;
|
|
} sc_sync[8];
|
|
struct scsi_link sc_link; /* proto for sub devices */
|
|
sbic_regmap_p sc_sbicp; /* the SBIC */
|
|
volatile void *sc_cregs; /* driver specific regs */
|
|
TAILQ_HEAD(,sbic_pending) sc_xslist; /* LIFO */
|
|
struct sbic_pending sc_xsstore[8][8]; /* one for every unit */
|
|
struct scsi_xfer *sc_xs; /* transfer from high level code */
|
|
u_char sc_flags;
|
|
u_char sc_scsiaddr;
|
|
u_char sc_stat[2];
|
|
u_char sc_msg[7];
|
|
u_long sc_clkfreq;
|
|
u_long sc_tcnt; /* number of bytes transfered */
|
|
u_char *sc_dmabuffer;
|
|
u_char *sc_dmausrbuf;
|
|
u_long sc_dmausrlen;
|
|
u_short sc_dmacmd; /* used by dma drivers */
|
|
u_short sc_dmatimo; /* dma timeout */
|
|
u_long sc_dmamask; /* dma valid mem mask */
|
|
struct dma_chain sc_chain[DMAMAXIO];
|
|
struct dma_chain *sc_cur;
|
|
struct dma_chain *sc_last;
|
|
int (*sc_dmago) __P((struct sbic_softc *, char *, int, int));
|
|
int (*sc_dmanext) __P((struct sbic_softc *));
|
|
void (*sc_dmafree) __P((struct sbic_softc *));
|
|
void (*sc_dmastop) __P((struct sbic_softc *));
|
|
u_short gtsc_bankmask; /* GVP specific bank selected */
|
|
};
|
|
|
|
/* sc_flags */
|
|
#define SBICF_ALIVE 0x01 /* controller initialized */
|
|
#define SBICF_DCFLUSH 0x02 /* need flush for overlap after dma finishes */
|
|
#define SBICF_SELECTED 0x04 /* bus is in selected state. */
|
|
#define SBICF_BADDMA 0x10 /* controller can only DMA to ztwobus space */
|
|
#define SBICF_BBUF 0x20 /* DMA input needs to be copied from bounce */
|
|
#define SBICF_INTR 0x40 /* SBICF interrupt expected */
|
|
#define SBICF_INDMA 0x80 /* not used yet, DMA I/O in progress */
|
|
|
|
/* sync states */
|
|
#define SYNC_START 0 /* no sync handshake started */
|
|
#define SYNC_SENT 1 /* we sent sync request, no answer yet */
|
|
#define SYNC_DONE 2 /* target accepted our (or inferior) settings,
|
|
or it rejected the request and we stay async */
|
|
#ifdef DEBUG
|
|
#define DDB_FOLLOW 0x04
|
|
#define DDB_IO 0x08
|
|
#endif
|
|
extern int sbic_inhibit_sync;
|
|
extern int sbic_no_dma;
|
|
extern int sbic_clock_override;
|
|
|
|
#define PHASE 0x07 /* mask for psns/pctl phase */
|
|
#define DATA_OUT_PHASE 0x00
|
|
#define DATA_IN_PHASE 0x01
|
|
#define CMD_PHASE 0x02
|
|
#define STATUS_PHASE 0x03
|
|
#define BUS_FREE_PHASE 0x04
|
|
#define ARB_SEL_PHASE 0x05 /* Fuji chip combines arbitration with sel. */
|
|
#define MESG_OUT_PHASE 0x06
|
|
#define MESG_IN_PHASE 0x07
|
|
|
|
#define MSG_CMD_COMPLETE 0x00
|
|
#define MSG_EXT_MESSAGE 0x01
|
|
#define MSG_SAVE_DATA_PTR 0x02
|
|
#define MSG_RESTORE_PTR 0x03
|
|
#define MSG_DISCONNECT 0x04
|
|
#define MSG_INIT_DETECT_ERROR 0x05
|
|
#define MSG_ABORT 0x06
|
|
#define MSG_REJECT 0x07
|
|
#define MSG_NOOP 0x08
|
|
#define MSG_PARITY_ERROR 0x09
|
|
#define MSG_BUS_DEVICE_RESET 0x0C
|
|
#define MSG_IDENTIFY 0x80
|
|
#define MSG_IDENTIFY_DR 0xc0 /* (disconnect/reconnect allowed) */
|
|
#define MSG_SYNC_REQ 0x01
|
|
|
|
|
|
#define STS_CHECKCOND 0x02 /* Check Condition (ie., read sense) */
|
|
#define STS_CONDMET 0x04 /* Condition Met (ie., search worked) */
|
|
#define STS_BUSY 0x08
|
|
#define STS_INTERMED 0x10 /* Intermediate status sent */
|
|
#define STS_EXT 0x80 /* Extended status valid */
|
|
|
|
/*
|
|
* XXXX
|
|
*/
|
|
struct scsi_fmt_cdb {
|
|
int len; /* cdb length (in bytes) */
|
|
u_char cdb[28]; /* cdb to use on next read/write */
|
|
};
|
|
|
|
struct buf;
|
|
struct scsi_xfer;
|
|
|
|
void sbic_minphys __P((struct buf *bp));
|
|
int sbic_scsicmd __P((struct scsi_xfer *));
|
|
|
|
#endif /* _SBICVAR_H_ */
|