eddaea2d53
the capacity based on the c/h/s numbers. In fact, don't use the c/h/s numbers for much of anything. For ATA-4 drives or later, always use LBA mode, since it's now required. Collectively, this allows >8GB disks (like the 12GB Bigfoot) to work.
203 lines
7.5 KiB
C
203 lines
7.5 KiB
C
/* $NetBSD: wdcreg.h,v 1.17 1998/04/26 05:28:24 mycroft Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1991 The Regents of the University of California.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* William Jolitz.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* @(#)wdreg.h 7.1 (Berkeley) 5/9/91
|
|
*/
|
|
|
|
/*
|
|
* Disk Controller register definitions.
|
|
*/
|
|
|
|
/* offsets of registers in the 'regular' register region */
|
|
#define wd_data 0 /* data register (R/W - 16 bits) */
|
|
#define wd_error 1 /* error register (R) */
|
|
#define wd_precomp 1 /* write precompensation (W) */
|
|
#define wd_features 1 /* features (W) */
|
|
#define wd_seccnt 2 /* sector count (R/W) */
|
|
#define wd_ireason 2 /* interrupt reason (R/W) (for atapi) */
|
|
#define wd_sector 3 /* first sector number (R/W) */
|
|
#define wd_cyl_lo 4 /* cylinder address, low byte (R/W) */
|
|
#define wd_cyl_hi 5 /* cylinder address, high byte (R/W) */
|
|
#define wd_sdh 6 /* sector size/drive/head (R/W) */
|
|
#define wd_command 7 /* command register (W) */
|
|
#define wd_status 7 /* immediate status (R) */
|
|
|
|
/* offsets of registers in the auxiliary register region */
|
|
#define wd_aux_altsts 0 /* alternate fixed disk status (R) */
|
|
#define wd_aux_ctlr 0 /* fixed disk controller control (W) */
|
|
#define WDCTL_4BIT 0x08 /* use four head bits (wd1003) */
|
|
#define WDCTL_RST 0x04 /* reset the controller */
|
|
#define WDCTL_IDS 0x02 /* disable controller interrupts */
|
|
#if 0 /* NOT MAPPED; fd uses this register on PCs */
|
|
#define wd_digin 1 /* disk controller input (R) */
|
|
#endif
|
|
|
|
/*
|
|
* Status bits.
|
|
*/
|
|
#define WDCS_BSY 0x80 /* busy */
|
|
#define WDCS_DRDY 0x40 /* drive ready */
|
|
#define WDCS_DWF 0x20 /* drive write fault */
|
|
#define WDCS_DSC 0x10 /* drive seek complete */
|
|
#define WDCS_DRQ 0x08 /* data request */
|
|
#define WDCS_CORR 0x04 /* corrected data */
|
|
#define WDCS_IDX 0x02 /* index */
|
|
#define WDCS_ERR 0x01 /* error */
|
|
#define WDCS_BITS "\020\010bsy\007drdy\006dwf\005dsc\004drq\003corr\002idx\001err"
|
|
|
|
/*
|
|
* Error bits.
|
|
*/
|
|
#define WDCE_BBK 0x80 /* bad block detected */
|
|
#define WDCE_UNC 0x40 /* uncorrectable data error */
|
|
#define WDCE_MC 0x20 /* media changed */
|
|
#define WDCE_IDNF 0x10 /* id not found */
|
|
#define WDCE_MCR 0x08 /* media change requested */
|
|
#define WDCE_ABRT 0x04 /* aborted command */
|
|
#define WDCE_TK0NF 0x02 /* track 0 not found */
|
|
#define WDCE_AMNF 0x01 /* address mark not found */
|
|
#define WDERR_BITS "\020\010bbk\007unc\006mc\005idnf\004mcr\003abrt\002tk0nf\001amnf"
|
|
|
|
/*
|
|
* Commands for Disk Controller.
|
|
*/
|
|
#define WDCC_RECAL 0x10 /* disk restore code -- resets cntlr */
|
|
|
|
#define WDCC_READ 0x20 /* disk read code */
|
|
#define WDCC_WRITE 0x30 /* disk write code */
|
|
#define WDCC__LONG 0x02 /* modifier -- access ecc bytes */
|
|
#define WDCC__NORETRY 0x01 /* modifier -- no retrys */
|
|
|
|
#define WDCC_FORMAT 0x50 /* disk format code */
|
|
#define WDCC_DIAGNOSE 0x90 /* controller diagnostic */
|
|
#define WDCC_IDP 0x91 /* initialize drive parameters */
|
|
|
|
#define WDCC_READMULTI 0xc4 /* read multiple */
|
|
#define WDCC_WRITEMULTI 0xc5 /* write multiple */
|
|
#define WDCC_SETMULTI 0xc6 /* set multiple mode */
|
|
|
|
#define WDCC_READDMA 0xc8 /* read with DMA */
|
|
#define WDCC_WRITEDMA 0xca /* write with DMA */
|
|
|
|
#define WDCC_ACKMC 0xdb /* acknowledge media change */
|
|
#define WDCC_LOCK 0xde /* lock drawer */
|
|
#define WDCC_UNLOCK 0xdf /* unlock drawer */
|
|
|
|
#define WDCC_IDENTIFY 0xec /* read parameters from controller */
|
|
#define WDCC_CACHEC 0xef /* cache control */
|
|
|
|
#define WDSD_IBM 0xa0 /* forced to 512 byte sector, ecc */
|
|
#define WDSD_CHS 0x00 /* cylinder/head/sector addressing */
|
|
#define WDSD_LBA 0x40 /* logical block addressing */
|
|
|
|
/* Commands for ATAPI devices */
|
|
#define ATAPI_CHECK_POWER_MODE 0xe5
|
|
#define ATAPI_EXEC_DRIVE_DIAGS 0x90
|
|
#define ATAPI_IDLE_IMMEDIATE 0xe1
|
|
#define ATAPI_NOP 0x00
|
|
#define ATAPI_PACKET_COMMAND 0xa0
|
|
#define ATAPI_IDENTIFY_DEVICE 0xa1
|
|
#define ATAPI_SOFT_RESET 0x08
|
|
#define ATAPI_SET_FEATURES 0xef
|
|
#define ATAPI_SLEEP 0xe6
|
|
#define ATAPI_STANDBY_IMMEDIATE 0xe0
|
|
|
|
/* ireason */
|
|
#define WDCI_CMD 0x01 /* command(1) or data(0) */
|
|
#define WDCI_IN 0x02 /* transfer to(1) or from(0) the host */
|
|
#define WDCI_RELEASE 0x04 /* bus released until completion */
|
|
|
|
#define PHASE_CMDOUT (WDCS_DRQ | WDCI_CMD)
|
|
#define PHASE_DATAIN (WDCS_DRQ | WDCI_IN)
|
|
#define PHASE_DATAOUT WDCS_DRQ
|
|
#define PHASE_COMPLETED (WDCI_IN | WDCI_CMD)
|
|
#define PHASE_ABORTED 0
|
|
|
|
|
|
#ifdef _KERNEL
|
|
/*
|
|
* read parameters command returns this:
|
|
*/
|
|
struct wdparams {
|
|
/* drive info */
|
|
u_short wdp_config; /* general configuration */
|
|
#define WD_CFG_REMOVABLE 0x0080
|
|
#define WD_CFG_FIXED 0x0040
|
|
u_short wdp_cylinders; /* number of non-removable cylinders */
|
|
u_short __reserved1;
|
|
u_short wdp_heads; /* number of heads */
|
|
u_short __retired1[2]; /* number of unformatted bytes/track */
|
|
u_short wdp_sectors; /* number of sectors */
|
|
u_short __retired2[3];
|
|
char wdp_serial[20]; /* serial number */
|
|
u_short __retired3[2];
|
|
u_short __obsolete1;
|
|
char wdp_revision[8]; /* firmware revision */
|
|
char wdp_model[40]; /* model name */
|
|
u_short wdp_multi; /* maximum sectors per interrupt */
|
|
u_short __reserved2;
|
|
u_short wdp_capabilities1; /* capability flags */
|
|
#define WD_CAP_LBA 0x0200
|
|
#define WD_CAP_DMA 0x0100
|
|
u_short wdp_capabilities2;
|
|
char __junk2;
|
|
char wdp_oldpiotiming; /* PIO timing mode */
|
|
char __junk3;
|
|
char wdp_olddmatiming; /* DMA timing mode */
|
|
u_short wdp_extensions;
|
|
u_short wdp_curcylinders;
|
|
u_short wdp_curheads;
|
|
u_short wdp_cursectors;
|
|
u_short wdp_curcapacity[2];
|
|
u_short wdp_curmulti;
|
|
u_short wdp_capacity[2];
|
|
u_short __retired4;
|
|
u_short wdp_dmamode;
|
|
u_short wdp_piomode;
|
|
u_short wdp_dmatiming[2];
|
|
u_short wdp_piotiming[2];
|
|
u_short __reserved3[6];
|
|
u_short wdp_queuedepth;
|
|
u_short __reserved4[4];
|
|
u_short wdp_ataversion;
|
|
#define WD_VER_ATA1 0x0002
|
|
#define WD_VER_ATA2 0x0004
|
|
#define WD_VER_ATA3 0x0008
|
|
#define WD_VER_ATA4 0x0010
|
|
};
|
|
#endif /* _KERNEL */
|