
one controller, where registers otherwise will still be inaccesible (even though the busy bit has been reset), making the probe fail.
one controller, where registers otherwise will still be inaccesible (even though the busy bit has been reset), making the probe fail.