1996 lines
46 KiB
C
1996 lines
46 KiB
C
/* $NetBSD: scn.c,v 1.46 2000/12/19 16:23:57 matthias Exp $ */
|
||
|
||
/*
|
||
* Copyright (c) 1996, 1997 Philip L. Budne.
|
||
* Copyright (c) 1993 Philip A. Nelson.
|
||
* Copyright (c) 1991, 1992, 1993
|
||
* The Regents of the University of California. All rights reserved.
|
||
*
|
||
* Portions of this software were developed by the Computer Systems
|
||
* Engineering group at Lawrence Berkeley Laboratory under DARPA
|
||
* contract BG 91-66 and contributed to Berkeley.
|
||
*
|
||
* All advertising materials mentioning features or use of this software
|
||
* must display the following acknowledgement:
|
||
* This product includes software developed by the University of
|
||
* California, Lawrence Berkeley Laboratory.
|
||
*
|
||
* Redistribution and use in source and binary forms, with or without
|
||
* modification, are permitted provided that the following conditions
|
||
* are met:
|
||
* 1. Redistributions of source code must retain the above copyright
|
||
* notice, this list of conditions and the following disclaimer.
|
||
* 2. Redistributions in binary form must reproduce the above copyright
|
||
* notice, this list of conditions and the following disclaimer in the
|
||
* documentation and/or other materials provided with the distribution.
|
||
* 3. All advertising materials mentioning features or use of this software
|
||
* must display the following acknowledgement:
|
||
* This product includes software developed by the University of
|
||
* California, Berkeley and its contributors.
|
||
* 4. Neither the name of the University nor the names of its contributors
|
||
* may be used to endorse or promote products derived from this software
|
||
* without specific prior written permission.
|
||
*
|
||
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
||
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||
* SUCH DAMAGE.
|
||
*
|
||
* from: @(#)com.c 7.5 (Berkeley) 5/16/91
|
||
*/
|
||
|
||
#include "opt_ddb.h"
|
||
#include "scn.h"
|
||
|
||
#include <sys/param.h>
|
||
#include <sys/systm.h>
|
||
#include <sys/ioctl.h>
|
||
#include <sys/select.h>
|
||
#include <sys/tty.h>
|
||
#include <sys/proc.h>
|
||
#include <sys/user.h>
|
||
#include <sys/file.h>
|
||
#include <sys/uio.h>
|
||
#include <sys/kernel.h>
|
||
#include <sys/syslog.h>
|
||
#include <sys/types.h>
|
||
#include <sys/device.h>
|
||
#include <sys/malloc.h>
|
||
#ifdef KGDB
|
||
#include <sys/kgdb.h>
|
||
#endif
|
||
|
||
#include <dev/cons.h>
|
||
|
||
#include <machine/autoconf.h>
|
||
#include <machine/conf.h>
|
||
|
||
#include "scnreg.h"
|
||
#include "scnvar.h"
|
||
|
||
static const char scnints[4] = {IR_TTY0, IR_TTY1, IR_TTY2, IR_TTY3};
|
||
static const char rxints[4] = {IR_TTY0RDY, IR_TTY1RDY, IR_TTY2RDY, IR_TTY3RDY};
|
||
|
||
int scnprobe __P((struct device *, struct cfdata *, void *));
|
||
void scnattach __P((struct device *, struct device *, void *));
|
||
int scnparam __P((struct tty *, struct termios *));
|
||
void scnstart __P((struct tty *));
|
||
int scnopen __P((dev_t, int, int, struct proc *));
|
||
int scnclose __P((dev_t, int, int, struct proc *));
|
||
void scncnprobe __P((struct consdev *));
|
||
void scncninit __P((struct consdev *));
|
||
int scncngetc __P((dev_t));
|
||
void scncnputc __P((dev_t, int));
|
||
void scncnpollc __P((dev_t, int));
|
||
int scninit __P((dev_t, int));
|
||
void scncnreinit __P((void *));
|
||
int scnhwiflow __P((struct tty *, int));
|
||
|
||
struct cfattach scn_ca = {sizeof(struct scn_softc), scnprobe, scnattach};
|
||
|
||
extern struct cfdriver scn_cd;
|
||
|
||
#ifndef CONSOLE_SPEED
|
||
#define CONSOLE_SPEED TTYDEF_SPEED
|
||
#endif
|
||
|
||
#ifndef SCNDEF_CFLAG
|
||
#define SCNDEF_CFLAG TTYDEF_CFLAG
|
||
#endif
|
||
|
||
#ifdef CPU30MHZ
|
||
#define RECOVER() __asm __volatile("bispsrw 0x800" : : : "cc")
|
||
#else
|
||
#define RECOVER()
|
||
#endif
|
||
|
||
int scnconsole = SCN_CONSOLE;
|
||
int scndefaultrate = TTYDEF_SPEED;
|
||
int scnconsrate = CONSOLE_SPEED;
|
||
int scnmajor;
|
||
|
||
#define SOFTC(UNIT) scn_cd.cd_devs[(UNIT)]
|
||
|
||
static void scnintr __P((void *));
|
||
static void scnrxintr __P((void *));
|
||
static int scn_rxintr __P((struct scn_softc *, int));
|
||
static void scnsoft __P((void *));
|
||
static void scn_setchip __P((struct scn_softc *sc));
|
||
static int scniter __P((int *, int, int*, int*, struct chan *, int));
|
||
static int scn_config __P((int, int, int, u_char, u_char));
|
||
static void scn_rxenable __P((struct scn_softc *));
|
||
static void scn_rxdisable __P((struct scn_softc *));
|
||
static void dcd_int __P((struct scn_softc *, struct tty *, u_char));
|
||
static void scnoverrun __P((int, long *, char *));
|
||
static unsigned char opbits __P((struct scn_softc *, int));
|
||
|
||
static int scnsir = -1; /* s/w intr number */
|
||
#define setsoftscn() softintr(scnsir)
|
||
|
||
#ifdef SCN_TIMING
|
||
/*
|
||
* Keep timing info on latency of software interrupt used by
|
||
* the ringbuf code to empty ring buffer.
|
||
* "getinfo" program reads data from /dev/kemm.
|
||
*/
|
||
static struct timeval tstart;
|
||
#define NJITTER 100
|
||
int scn_njitter = NJITTER;
|
||
int scn_jitter[NJITTER];
|
||
#endif
|
||
|
||
#define SCN_CLOCK 3686400 /* input clock */
|
||
|
||
/* speed table groups ACR[7] */
|
||
#define GRP_A 0
|
||
#define GRP_B ACR_BRG
|
||
|
||
/* combo of MR0[2:0] and ACR[7] */
|
||
#define MODE0A MR0_MODE_0
|
||
#define MODE0B (MR0_MODE_0|ACR_BRG)
|
||
#define MODE1A MR0_MODE_1
|
||
#define MODE1B (MR0_MODE_1|ACR_BRG)
|
||
#define MODE2A MR0_MODE_2
|
||
#define MODE2B (MR0_MODE_2|ACR_BRG)
|
||
|
||
#define ANYMODE -1
|
||
#define DEFMODE(C92) MODE0A /* use MODE4A if 26c92? */
|
||
|
||
/* speed code for Counter/Timer (all modes, groups) */
|
||
#define USE_CT 0xd
|
||
|
||
/*
|
||
* Rate table, ordered by speed, then mode.
|
||
* NOTE: ordering of modes must be done carefully!
|
||
*/
|
||
struct tabent {
|
||
int32_t speed;
|
||
int16_t code;
|
||
int16_t mode;
|
||
} table[] = {
|
||
{ 50, 0x0, MODE0A },
|
||
{ 75, 0x0, MODE0B },
|
||
{ 110, 0x1, MODE0A },
|
||
{ 110, 0x1, MODE0B },
|
||
{ 110, 0x1, MODE1A },
|
||
{ 110, 0x1, MODE1B },
|
||
{ 134, 0x2, MODE0A }, /* 134.5 */
|
||
{ 134, 0x2, MODE0B }, /* 134.5 */
|
||
{ 134, 0x2, MODE1A }, /* 134.5 */
|
||
{ 134, 0x2, MODE1B }, /* 134.5 */
|
||
{ 150, 0x3, MODE0A },
|
||
{ 150, 0x3, MODE0A },
|
||
{ 200, 0x3, MODE0A },
|
||
{ 300, 0x4, MODE0A },
|
||
{ 300, 0x4, MODE0B },
|
||
{ 300, 0x0, MODE1A },
|
||
{ 450, 0x0, MODE1B },
|
||
{ 600, 0x5, MODE0A },
|
||
{ 600, 0x5, MODE0B },
|
||
{ 880, 0x1, MODE2A },
|
||
{ 880, 0x1, MODE2B },
|
||
{ 900, 0x3, MODE1B },
|
||
{ 1050, 0x7, MODE0A },
|
||
{ 1050, 0x7, MODE1A },
|
||
{ 1076, 0x2, MODE2A },
|
||
{ 1076, 0x2, MODE2B },
|
||
{ 1200, 0x6, MODE0A },
|
||
{ 1200, 0x6, MODE0B },
|
||
{ 1200, 0x3, MODE1A },
|
||
{ 1800, 0xa, MODE0B },
|
||
{ 1800, 0x4, MODE1A },
|
||
{ 1800, 0x4, MODE1B },
|
||
{ 2000, 0x7, MODE0B },
|
||
{ 2000, 0x7, MODE1B },
|
||
{ 2400, 0x8, MODE0A },
|
||
{ 2400, 0x8, MODE0B },
|
||
{ 3600, 0x5, MODE1A },
|
||
{ 3600, 0x5, MODE1B },
|
||
{ 4800, 0x9, MODE2A },
|
||
{ 4800, 0x9, MODE2B },
|
||
{ 4800, 0x9, MODE0A },
|
||
{ 4800, 0x9, MODE0B },
|
||
{ 7200, 0xa, MODE0A },
|
||
{ 7200, 0x0, MODE2B },
|
||
{ 7200, 0x6, MODE1A },
|
||
{ 7200, 0x6, MODE1B },
|
||
{ 9600, 0xb, MODE2A },
|
||
{ 9600, 0xb, MODE2B },
|
||
{ 9600, 0xb, MODE0A },
|
||
{ 9600, 0xb, MODE0B },
|
||
{ 9600, 0xd, MODE1A }, /* use C/T as entre' to mode1 */
|
||
{ 9600, 0xd, MODE1B }, /* use C/T as entre' to mode1 */
|
||
{ 14400, 0x3, MODE2B },
|
||
{ 14400, 0x8, MODE1A },
|
||
{ 14400, 0x8, MODE1B },
|
||
{ 19200, 0x3, MODE2A },
|
||
{ 19200, 0xc, MODE2B },
|
||
{ 19200, 0xc, MODE0B },
|
||
{ 19200, 0xd, MODE1A }, /* use C/T as entre' to mode1 */
|
||
{ 19200, 0xd, MODE1B }, /* use C/T as entre' to mode1 */
|
||
{ 28800, 0x4, MODE2A },
|
||
{ 28800, 0x4, MODE2B },
|
||
{ 28800, 0x9, MODE1A },
|
||
{ 28800, 0x9, MODE1B },
|
||
{ 38400, 0xc, MODE2A },
|
||
{ 38400, 0xc, MODE0A },
|
||
{ 57600, 0x5, MODE2A },
|
||
{ 57600, 0x5, MODE2B },
|
||
{ 57600, 0xb, MODE1A },
|
||
{ 57600, 0xb, MODE1B },
|
||
{ 115200, 0x6, MODE2A },
|
||
{ 115200, 0x6, MODE2B },
|
||
{ 115200, 0xc, MODE1B },
|
||
{ 230400, 0xc, MODE1A }
|
||
};
|
||
#define TABENTRIES (sizeof(table)/sizeof(table[0]))
|
||
|
||
/*
|
||
* boolean for speed codes which are identical in both A/B BRG groups
|
||
* in all modes
|
||
*/
|
||
static u_char bothgroups[16] = {
|
||
0, 1, 1, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 1, 1
|
||
};
|
||
|
||
/*
|
||
* Manually constructed divisors table
|
||
* for minimum error (from some of Dave Rand's code)
|
||
*/
|
||
const struct {
|
||
u_int16_t speed;
|
||
u_int16_t div;
|
||
} divs[] = {
|
||
{ 50, 2303 }, /* 2304 is exact?? */
|
||
{ 110, 1047 }, /* Should be 1047.27 */
|
||
{ 134, 857 }, /* Should be 856.505576 */
|
||
{ 1050, 110 }, /* Should be 109.7142857 */
|
||
{ 2000, 57 } /* Should be 57.6 */
|
||
};
|
||
#define DIVS (sizeof(divs)/sizeof(divs[0]))
|
||
|
||
/*
|
||
* minor unit bit decode:
|
||
* CxxxUUU
|
||
*
|
||
* C - carrier
|
||
* 0 - delay open until carrier high
|
||
* 1 - allow open with carrier low
|
||
* UUU - unit 0-7
|
||
*/
|
||
|
||
#define DEV_UNIT(x) (minor(x) & 0x7)
|
||
#define DEV_DIALOUT(x) (minor(x) & 0x80)
|
||
|
||
extern struct tty *constty;
|
||
|
||
/* TRUE and FALSE */
|
||
#ifndef TRUE
|
||
#define TRUE 1
|
||
#endif
|
||
#ifndef FALSE
|
||
#define FALSE 0
|
||
#endif
|
||
|
||
#ifdef KGDB
|
||
extern int kgdb_dev;
|
||
extern int kgdb_rate;
|
||
extern int kgdb_debug_init;
|
||
int scnkgdb = -1;
|
||
#endif
|
||
|
||
/* RS-232 configuration routines */
|
||
|
||
/*
|
||
* set chip parameters, or mark for delayed change.
|
||
* called at spltty() or on TxEMPTY interrupt.
|
||
*
|
||
* Reads current values to avoid glitches from redundant sets.
|
||
* Perhaps should save last value set to avoid read/write? NOTE:
|
||
* Would still need to do read if write not needed to advance MR
|
||
* pointer.
|
||
*
|
||
* new 2/97 -plb
|
||
*/
|
||
|
||
static void
|
||
scn_setchip(sc)
|
||
struct scn_softc *sc;
|
||
{
|
||
struct duart *dp;
|
||
u_char acr, csr, mr1, mr2;
|
||
int chan;
|
||
|
||
if (sc->sc_tty && (sc->sc_tty->t_state & TS_BUSY)) {
|
||
sc->sc_heldchanges = 1;
|
||
return;
|
||
}
|
||
|
||
chan = sc->sc_unit & 1;
|
||
dp = sc->sc_duart;
|
||
if (dp->type == SC26C92) {
|
||
u_char nmr0a, mr0a;
|
||
|
||
/* input rate high enough so 64 bit time watchdog not
|
||
* onerous? */
|
||
if (dp->chan[chan].ispeed >= 1200) {
|
||
/* set FIFO threshold at 6 for other
|
||
* thresholds we could have to set MR1_FFULL
|
||
*/
|
||
dp->chan[chan].mr0 |= MR0_RXWD | MR0_RXINT;
|
||
} else {
|
||
dp->chan[chan].mr0 &= ~(MR0_RXWD | MR0_RXINT);
|
||
}
|
||
|
||
/* select BRG mode (MR0A only) */
|
||
nmr0a = dp->chan[0].mr0 | (dp->mode & MR0_MODE);
|
||
|
||
dp->base[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
|
||
mr0a = dp->base[CH_MR];
|
||
if (mr0a != nmr0a) {
|
||
dp->base[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
dp->base[CH_MR] = nmr0a;
|
||
}
|
||
|
||
if (chan) { /* channel B? */
|
||
u_char mr0b;
|
||
|
||
sc->sc_chbase[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
mr0b = dp->base[CH_MR];
|
||
|
||
if (dp->chan[chan].mr0 != mr0b) {
|
||
sc->sc_chbase[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
sc->sc_chbase[CH_MR] = dp->chan[chan].mr0;
|
||
}
|
||
}
|
||
} else {
|
||
sc->sc_chbase[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
}
|
||
|
||
mr1 = sc->sc_chbase[CH_MR];
|
||
mr2 = sc->sc_chbase[CH_MR];
|
||
if (mr1 != dp->chan[chan].new_mr1 ||
|
||
mr2 != dp->chan[chan].new_mr2) {
|
||
sc->sc_chbase[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
sc->sc_chbase[CH_MR] = dp->chan[chan].new_mr1;
|
||
sc->sc_chbase[CH_MR] = dp->chan[chan].new_mr2;
|
||
}
|
||
|
||
acr = dp->acr | (dp->mode & ACR_BRG);
|
||
dp->base[DU_ACR] = acr; /* write-only reg! */
|
||
|
||
/* set speed codes */
|
||
csr = (dp->chan[chan].icode<<4) | dp->chan[chan].ocode;
|
||
if (sc->sc_chbase[CH_CSR] != csr) {
|
||
sc->sc_chbase[CH_CSR] = csr;
|
||
}
|
||
|
||
/* see if counter/timer in use */
|
||
if (dp->counter &&
|
||
(dp->chan[0].icode == USE_CT || dp->chan[0].ocode == USE_CT ||
|
||
dp->chan[1].icode == USE_CT || dp->chan[1].ocode == USE_CT)) {
|
||
|
||
/* program counter/timer only if necessary */
|
||
if (dp->counter != dp->ocounter) {
|
||
u_int16_t div;
|
||
#ifdef DIVS
|
||
int i;
|
||
|
||
/* look for precalculated rate, for minimum error */
|
||
for (i = 0; i < DIVS && divs[i].speed <= dp->counter; i++) {
|
||
if (divs[i].speed == dp->counter) {
|
||
div = divs[i].div;
|
||
goto found;
|
||
}
|
||
}
|
||
#endif
|
||
|
||
/* not found in table; calculate a value (rounding up) */
|
||
div = ((long)SCN_CLOCK/16/2 + dp->counter/2) / dp->counter;
|
||
|
||
found:
|
||
/* halt before loading? may ALWAYS glitch?
|
||
* reload race may only sometimes glitch??
|
||
*/
|
||
dp->base[DU_CTUR] = div >> 8;
|
||
dp->base[DU_CTLR] = div & 255;
|
||
if (dp->ocounter == 0) {
|
||
/* not previously used? */
|
||
u_char temp;
|
||
/* start C/T running */
|
||
temp = dp->base[DU_CSTRT];
|
||
}
|
||
dp->ocounter = dp->counter;
|
||
}
|
||
} else {
|
||
/* counter not in use; mark as free */
|
||
dp->counter = 0;
|
||
}
|
||
sc->sc_heldchanges = 0;
|
||
|
||
/*
|
||
* delay a tiny bit to try and avoid tx glitching.
|
||
* I know we're at spltty(), but this is much better than the
|
||
* old version used DELAY((96000 / out_speed) * 10000)
|
||
* -plb
|
||
*/
|
||
DELAY(10);
|
||
}
|
||
|
||
/*
|
||
* iterator function for speeds.
|
||
* (could be called "findnextcode")
|
||
* Returns sequence of possible speed codes for a given rate.
|
||
* should set index to zero before first call.
|
||
*
|
||
* Could be implemented as a "checkspeed()" function called
|
||
* to evaluate table entries, BUT this allows more variety in
|
||
* use of C/T with fewer table entries.
|
||
*/
|
||
|
||
static int
|
||
scniter(index, wanted, counter, mode, other, c92)
|
||
int *index; /* IN/OUT: index */
|
||
int wanted; /* IN: speed wanted */
|
||
int *counter; /* IN/OUT: counter/timer rate */
|
||
int *mode; /* IN/OUT: mode */
|
||
struct chan *other; /* IN: other channel, or NULL */
|
||
int c92; /* IN: true for 26C92 */
|
||
{
|
||
while (*index < TABENTRIES) {
|
||
struct tabent *tp;
|
||
|
||
tp = table + (*index)++;
|
||
if (tp->speed != wanted)
|
||
continue;
|
||
|
||
/* if not a 26C92 only look at MODE0 entries */
|
||
if (!c92 && (tp->mode & MR0_MODE) != MR0_MODE_0)
|
||
continue;
|
||
|
||
/*
|
||
* check mode;
|
||
* OK if this table entry for current mode, or mode not
|
||
* yet set, or other channel's rates are available in both
|
||
* A and B groups.
|
||
*/
|
||
|
||
if (tp->mode == *mode || *mode == ANYMODE ||
|
||
(other != NULL && (tp->mode & MR0_MODE) == (*mode & MR0_MODE) &&
|
||
bothgroups[other->icode] && bothgroups[other->ocode])) {
|
||
/*
|
||
* for future table entries specifying
|
||
* use of counter/timer
|
||
*/
|
||
if (tp->code == USE_CT) {
|
||
if (*counter != wanted && *counter != 0)
|
||
continue; /* counter busy */
|
||
*counter = wanted;
|
||
}
|
||
*mode = tp->mode;
|
||
return tp->code;
|
||
}
|
||
}
|
||
|
||
/* here after returning all applicable table entries */
|
||
/* XXX return sequence of USE_CT with all possible modes?? */
|
||
if ((*index)++ == TABENTRIES) {
|
||
/* Max C/T rate (even on 26C92?) is 57600 */
|
||
if (wanted <= 57600 && (*counter == wanted || *counter == 0)) {
|
||
*counter = wanted;
|
||
return USE_CT;
|
||
}
|
||
}
|
||
|
||
return -1; /* FAIL */
|
||
}
|
||
|
||
/*
|
||
* calculate configuration
|
||
* rewritten 2/97 -plb
|
||
*/
|
||
static int
|
||
scn_config(unit, ispeed, ospeed, mr1, mr2)
|
||
int unit;
|
||
int ispeed; /* input speed in bps */
|
||
int ospeed; /* output speed in bps */
|
||
u_char mr1; /* new bits for MR1 */
|
||
u_char mr2; /* new bits for MR2 */
|
||
{
|
||
register struct scn_softc *sc;
|
||
struct duart *dp;
|
||
int chan; /* 0 or 1 */
|
||
int other; /* 1 or 0 */
|
||
int mode;
|
||
int counter;
|
||
int i, o; /* input, output iterator indexes */
|
||
int ic, oc; /* input, output codes */
|
||
struct chan *ocp; /* other duart channel */
|
||
struct tty *otp; /* other channel tty struct */
|
||
int c92; /* true if duart is sc26c92 */
|
||
int s;
|
||
|
||
/* Set up softc pointer. */
|
||
if (unit >= scn_cd.cd_ndevs)
|
||
return ENXIO;
|
||
sc = SOFTC(unit);
|
||
chan = unit & 1;
|
||
other = chan ^ 1;
|
||
dp = sc->sc_duart;
|
||
ocp = &dp->chan[other];
|
||
c92 = (dp->type == SC26C92);
|
||
|
||
/* ugh; keep tty pointers in duart.chan[n].tty? */
|
||
otp = NULL;
|
||
if ((unit ^ 1) < scn_cd.cd_ndevs) {
|
||
struct scn_softc *osc;
|
||
|
||
osc = SOFTC(unit ^ 1);
|
||
if (osc) {
|
||
otp = osc->sc_tty;
|
||
}
|
||
}
|
||
|
||
/*
|
||
* Right now the first combination that works is used.
|
||
* Perhaps it should search entire solution space for "best"
|
||
* combination. For example, use heuristic weighting of mode
|
||
* preferences, and use of counter timer?
|
||
*
|
||
* For example right now with 2681/2692 when default rate is
|
||
* 9600 and other channel is closed setting 19200 will pick
|
||
* mode 0a and use counter/timer. Better solution might be
|
||
* mode 0b, leaving counter/timer free!
|
||
*
|
||
* When other channel is open might want to prefer
|
||
* leaving counter timer free, or not flipping A/B group?
|
||
*/
|
||
if (otp && (otp->t_state & TS_ISOPEN)) {
|
||
/*
|
||
* Other channel open;
|
||
* Find speed codes compatible with current mode/counter.
|
||
*/
|
||
|
||
i = 0;
|
||
for (;;) {
|
||
mode = dp->mode;
|
||
counter = dp->counter;
|
||
|
||
/* NOTE: pass other chan pointer to allow group flipping */
|
||
ic = scniter(&i, ispeed, &counter, &mode, ocp, c92);
|
||
if (ic == -1)
|
||
break;
|
||
|
||
o = 0;
|
||
if ((oc = scniter(&o, ospeed, &counter,
|
||
&mode, NULL, c92)) != -1) {
|
||
/*
|
||
* take first match
|
||
*
|
||
* Perhaps calculate heuristic "score",
|
||
* save score,codes,mode,counter if score
|
||
* better than previous best?
|
||
*/
|
||
goto gotit;
|
||
}
|
||
}
|
||
/* XXX try looping for ospeed? */
|
||
} else {
|
||
/* other channel closed */
|
||
int oo, oi; /* other input, output iterators */
|
||
int oic, ooc; /* other input, output codes */
|
||
|
||
/*
|
||
* Here when other channel closed. Finds first
|
||
* combination that will allow other channel to be opened
|
||
* (with defaults) and fits our needs.
|
||
*/
|
||
oi = 0;
|
||
for (;;) {
|
||
mode = ANYMODE;
|
||
counter = 0;
|
||
|
||
oic = scniter(&oi, ocp->ispeed, &counter, &mode, NULL, c92);
|
||
if (oic == -1)
|
||
break;
|
||
|
||
oo = 0;
|
||
while ((ooc = scniter(&oo, ocp->ospeed, &counter,
|
||
&mode, NULL, c92)) != -1) {
|
||
i = 0;
|
||
while ((ic = scniter(&i, ispeed, &counter,
|
||
&mode, NULL, c92)) != -1) {
|
||
o = 0;
|
||
if ((oc = scniter(&o, ospeed, &counter,
|
||
&mode, NULL, c92)) != -1) {
|
||
/*
|
||
* take first match
|
||
*
|
||
* Perhaps calculate heuristic
|
||
* "score", save
|
||
* score,codes,mode,counter
|
||
* if score better than
|
||
* previous best?
|
||
*/
|
||
s = spltty();
|
||
dp->chan[other].icode = oic;
|
||
dp->chan[other].ocode = ooc;
|
||
goto gotit2;
|
||
}
|
||
}
|
||
}
|
||
}
|
||
}
|
||
return EINVAL;
|
||
|
||
gotit:
|
||
s = spltty();
|
||
gotit2:
|
||
dp->chan[chan].new_mr1 = mr1;
|
||
dp->chan[chan].new_mr2 = mr2;
|
||
dp->chan[chan].ispeed = ispeed;
|
||
dp->chan[chan].ospeed = ospeed;
|
||
dp->chan[chan].icode = ic;
|
||
dp->chan[chan].ocode = oc;
|
||
if (mode == ANYMODE) /* no mode selected?? */
|
||
mode = DEFMODE(c92);
|
||
dp->mode = mode;
|
||
dp->counter = counter;
|
||
|
||
scn_setchip(sc); /* set chip now, if possible */
|
||
splx(s);
|
||
return (0);
|
||
}
|
||
|
||
int
|
||
scnprobe(parent, cf, aux)
|
||
struct device *parent;
|
||
struct cfdata *cf;
|
||
void *aux;
|
||
{
|
||
struct confargs *ca = aux;
|
||
int unit = cf->cf_unit;
|
||
int mr1;
|
||
register volatile u_char *ch_base;
|
||
|
||
/* The pc532 doesn't have more then 8 lines. */
|
||
if (unit >= 8) return(0);
|
||
|
||
/* Now some black magic that should detect a scc26x2 channel. */
|
||
ch_base = (volatile u_char *) SCN_FIRST_MAP_ADR + CH_SZ * unit;
|
||
ch_base[CH_CR] = CR_CMD_RESET_ERR;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_RESET_BRK;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
mr1 = ch_base[CH_MR] ^ 0x80;
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
ch_base[CH_MR] = mr1;
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
if (ch_base[CH_MR] != mr1)
|
||
return(0);
|
||
if (ch_base[CH_MR] == mr1)
|
||
return(0);
|
||
|
||
ca->ca_addr = (int)ch_base;
|
||
if (unit & 1)
|
||
ca->ca_irq = -1;
|
||
else
|
||
ca->ca_irq = scnints[unit >> 1] | (rxints[unit >> 1] << 4);
|
||
|
||
return(1);
|
||
}
|
||
|
||
/*
|
||
* No need to make scn_rx{en,dis}able too efficient,
|
||
* they're only called on setup, open & close!
|
||
*/
|
||
static __inline void
|
||
scn_rxenable(sc)
|
||
struct scn_softc *sc;
|
||
{
|
||
struct duart *dp;
|
||
int channel;
|
||
|
||
dp = sc->sc_duart;
|
||
channel = sc->sc_unit & 1;
|
||
|
||
/* Outputs wire-ored and connected to ICU input for fast rx interrupt. */
|
||
if (channel == 0)
|
||
dp->opcr |= OPCR_OP4_RXRDYA;
|
||
else
|
||
dp->opcr |= OPCR_OP5_RXRDYB;
|
||
dp->base[DU_OPCR] = dp->opcr;
|
||
}
|
||
|
||
static __inline void
|
||
scn_rxdisable(sc)
|
||
struct scn_softc *sc;
|
||
{
|
||
struct duart *dp;
|
||
int channel;
|
||
|
||
dp = sc->sc_duart;
|
||
channel = sc->sc_unit & 1;
|
||
|
||
/* Outputs wire-ored and connected to ICU input for fast rx interrupt. */
|
||
if (channel == 0)
|
||
dp->opcr &= ~OPCR_OP4_RXRDYA;
|
||
else
|
||
dp->opcr &= ~OPCR_OP5_RXRDYB;
|
||
dp->base[DU_OPCR] = dp->opcr;
|
||
}
|
||
|
||
void
|
||
scnattach(parent, self, aux)
|
||
struct device *parent;
|
||
struct device *self;
|
||
void *aux;
|
||
{
|
||
struct confargs *ca = aux;
|
||
register struct scn_softc *sc;
|
||
register volatile u_char *ch_base;
|
||
register volatile u_char *duart_base;
|
||
long scn_first_adr;
|
||
int channel;
|
||
int speed;
|
||
int s;
|
||
u_char unit;
|
||
u_char duart;
|
||
u_char delim = ':';
|
||
enum scntype scntype = SCNUNK;
|
||
char *duart_type = "Unknown";
|
||
|
||
sc = (void *) self;
|
||
unit = self->dv_unit; /* sc->sc_dev.dv_unit ??? */
|
||
|
||
duart = unit >> 1; /* get chip number */
|
||
channel = unit & 1; /* get channel on chip */
|
||
|
||
/* pick up "flags" (SCN_xxx) from config file */
|
||
if (self->dv_cfdata) /* paranoia */
|
||
sc->sc_swflags = ca->ca_flags;
|
||
else
|
||
sc->sc_swflags = 0;
|
||
|
||
if (unit == scnconsole) /* console? */
|
||
sc->sc_swflags |= SCN_SW_SOFTCAR; /* ignore carrier */
|
||
|
||
/*
|
||
* Precalculate port numbers for speed.
|
||
* Magic numbers in the code (once).
|
||
*
|
||
* XXX get physical addr from "cfdata" (put there from config file)
|
||
* and pass to a map_regs() routine which returns virtual (mapped) addr?
|
||
*/
|
||
scn_first_adr = SCN_FIRST_MAP_ADR; /* to get around a gcc bug. */
|
||
|
||
ch_base = (volatile u_char *) scn_first_adr + CH_SZ * unit;
|
||
duart_base = (volatile u_char *) scn_first_adr + DUART_SZ * duart;
|
||
|
||
if (channel == 0) {
|
||
/* Probe DUART type */
|
||
unsigned char mr1, mr2;
|
||
s = spltty();
|
||
if(unit == scnconsole) {
|
||
ch_base[CH_CR] = CR_DIS_TX;
|
||
delay(5 * 10000);
|
||
}
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
mr1 = ch_base[CH_MR];
|
||
mr2 = ch_base[CH_MR];
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
ch_base[CH_MR] = 1;
|
||
ch_base[CH_MR] = 0;
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
if (ch_base[CH_MR] == 1) {
|
||
/* MR 2 selected */
|
||
ch_base[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
/* if 2681, MR2 still selected */
|
||
ch_base[CH_MR] = 1;
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
ch_base[CH_MR] = 0; /* MR1 */
|
||
ch_base[CH_MR] = 0; /* MR2 */
|
||
ch_base[CH_CR] = CR_CMD_MR0;
|
||
RECOVER();
|
||
/* if 2681, MR2 still selected */
|
||
if((ch_base[CH_MR] & 1) == 1) {
|
||
duart_type = "sc26c92";
|
||
scntype = SC26C92;
|
||
} else {
|
||
/* 2681 treats as MR1 Select */
|
||
ch_base[CH_CR] = CR_CMD_RTS_OFF;
|
||
RECOVER();
|
||
ch_base[CH_MR] = 1;
|
||
ch_base[CH_MR] = 0;
|
||
ch_base[CH_CR] = CR_CMD_RTS_OFF;
|
||
RECOVER();
|
||
if (ch_base[CH_MR] == 1) {
|
||
duart_type = "scn2681";
|
||
scntype = SCN2681;
|
||
} else {
|
||
duart_type = "scn2692";
|
||
scntype = SCN2692;
|
||
}
|
||
}
|
||
}
|
||
|
||
/* If a 2681, the CR_CMD_MR0 is interpreted as a TX_RESET */
|
||
if(unit == scnconsole) {
|
||
ch_base[CH_CR] = CR_ENA_TX;
|
||
RECOVER();
|
||
}
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
ch_base[CH_MR] = mr1;
|
||
ch_base[CH_MR] = mr2;
|
||
splx(s);
|
||
|
||
/* Arg 0 is special, so we must pass "unit + 1" */
|
||
intr_establish(scnints[duart], scnintr, (void *) (unit + 1),
|
||
"scn", IPL_TTY, IPL_ZERO, LOW_LEVEL);
|
||
|
||
printf("%c %s", delim, duart_type);
|
||
delim = ',';
|
||
|
||
/*
|
||
* IPL_ZERO is the right priority for the rx interrupt.
|
||
* Only splhigh() should disable rxints.
|
||
*/
|
||
intr_establish(rxints[duart], scnrxintr, (void *) (unit + 1),
|
||
"scnrx", IPL_ZERO, IPL_RTTY, LOW_LEVEL);
|
||
}
|
||
/* Record unit number, uart */
|
||
sc->sc_unit = unit;
|
||
sc->sc_chbase = ch_base;
|
||
|
||
/* Initialize modem/interrupt bit masks */
|
||
if (channel == 0) {
|
||
sc->sc_duart = malloc(sizeof(struct duart), M_DEVBUF, M_NOWAIT);
|
||
if (sc->sc_duart == NULL)
|
||
panic("scn%d: memory allocation for duart structure failed", unit);
|
||
sc->sc_duart->base = duart_base;
|
||
sc->sc_duart->type = scntype;
|
||
sc->sc_op_rts = OP_RTSA;
|
||
sc->sc_op_dtr = OP_DTRA;
|
||
sc->sc_ip_cts = IP_CTSA;
|
||
sc->sc_ip_dcd = IP_DCDA;
|
||
|
||
sc->sc_tx_int = INT_TXA;
|
||
} else {
|
||
sc->sc_duart = ((struct scn_softc *)SOFTC(unit - 1))->sc_duart;
|
||
|
||
sc->sc_op_rts = OP_RTSB;
|
||
sc->sc_op_dtr = OP_DTRB;
|
||
sc->sc_ip_cts = IP_CTSB;
|
||
sc->sc_ip_dcd = IP_DCDB;
|
||
|
||
sc->sc_tx_int = INT_TXB;
|
||
}
|
||
|
||
/* Initialize counters */
|
||
sc->sc_framing_errors = 0;
|
||
sc->sc_fifo_overruns = 0;
|
||
sc->sc_parity_errors = 0;
|
||
sc->sc_breaks = 0;
|
||
|
||
if (unit == scnconsole) {
|
||
DELAY(5 * 10000); /* Let the output go out.... */
|
||
}
|
||
/*
|
||
* Set up the hardware to a base state, in particular:
|
||
* o reset transmitter and receiver
|
||
* o set speeds and configurations
|
||
* o receiver interrupts only (RxRDY and BREAK)
|
||
*/
|
||
|
||
s = spltty();
|
||
/* RTS off... */
|
||
SCN_OP_BIC(sc, sc->sc_op_rts); /* "istop" */
|
||
|
||
ch_base[CH_CR] = CR_DIS_RX | CR_DIS_TX;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_RESET_RX;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_RESET_TX;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_RESET_ERR;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_RESET_BRK;
|
||
RECOVER();
|
||
ch_base[CH_CR] = CR_CMD_MR1;
|
||
RECOVER();
|
||
|
||
/* No receiver control of RTS. */
|
||
ch_base[CH_MR] = 0;
|
||
ch_base[CH_MR] = 0;
|
||
|
||
/* Initialize the uart structure if this is channel A. */
|
||
if (channel == 0) {
|
||
/* Disable all interrupts. */
|
||
duart_base[DU_IMR] = sc->sc_duart->imr = 0;
|
||
|
||
/* Output port config */
|
||
duart_base[DU_OPCR] = sc->sc_duart->opcr = 0;
|
||
|
||
/* Speeds... */
|
||
sc->sc_duart->mode = 0;
|
||
/*
|
||
* Set initial speed to an illegal code that can be changed to
|
||
* any other baud.
|
||
*/
|
||
sc->sc_duart->chan[0].icode = sc->sc_duart->chan[0].ocode = 0x2f;
|
||
sc->sc_duart->chan[1].icode = sc->sc_duart->chan[1].ocode = 0x2f;
|
||
sc->sc_duart->chan[0].ispeed = sc->sc_duart->chan[0].ospeed = 0;
|
||
sc->sc_duart->chan[1].ispeed = sc->sc_duart->chan[1].ospeed = 0;
|
||
|
||
sc->sc_duart->acr = 0;
|
||
sc->sc_duart->acr |= ACR_CT_TCLK1; /* timer mode 1x clk */
|
||
sc->sc_duart->acr |= ACR_DELTA_DCDA; /* Set CD int */
|
||
} else {
|
||
sc->sc_duart->acr |= ACR_DELTA_DCDB; /* Set CD int */
|
||
}
|
||
|
||
if (scnsir == -1) {
|
||
/* software intr: calls tty code, hence IPL_TTY */
|
||
scnsir = intr_establish(SOFTINT, scnsoft, NULL,
|
||
"softscn", IPL_TTY, IPL_TTY, 0);
|
||
}
|
||
|
||
duart_base[DU_ACR] = (sc->sc_duart->mode & ACR_BRG) | sc->sc_duart->acr;
|
||
|
||
if (unit == scnconsole)
|
||
speed = scnconsrate;
|
||
else
|
||
speed = scndefaultrate;
|
||
|
||
scn_config(unit, speed, speed, MR1_PNONE | MR1_CS8, MR2_STOP1);
|
||
if (scnconsole == unit) {
|
||
shutdownhook_establish(scncnreinit, (void *) makedev(scnmajor, unit));
|
||
/* Make sure console can do scncngetc */
|
||
duart_base[DU_OPSET] = (unit & 1) ? (OP_RTSB | OP_DTRB) : (OP_RTSA | OP_DTRA);
|
||
}
|
||
|
||
/* Turn on the receiver and transmitters */
|
||
ch_base[CH_CR] = CR_ENA_RX | CR_ENA_TX;
|
||
|
||
/* Set up the interrupts. */
|
||
sc->sc_duart->imr |= INT_IP;
|
||
scn_rxdisable(sc);
|
||
splx(s);
|
||
|
||
if (sc->sc_swflags) {
|
||
printf("%c flags %d", delim, sc->sc_swflags);
|
||
delim = ',';
|
||
}
|
||
|
||
#ifdef KGDB
|
||
if (kgdb_dev == makedev(scnmajor, unit)) {
|
||
if (scnconsole == unit)
|
||
kgdb_dev = NODEV; /* can't debug over console port */
|
||
else {
|
||
scninit(kgdb_dev, kgdb_rate);
|
||
scn_rxenable(sc);
|
||
scnkgdb = DEV_UNIT(kgdb_dev);
|
||
kgdb_attach((int (*) __P((void *)))scncngetc,
|
||
(void (*) __P((void *, int)))scncnputc,
|
||
(void *)kgdb_dev);
|
||
if (kgdb_debug_init) {
|
||
printf("%c ", delim);
|
||
kgdb_connect(1);
|
||
} else
|
||
printf("%c kgdb enabled", delim);
|
||
delim = ',';
|
||
}
|
||
}
|
||
#endif
|
||
printf("\n");
|
||
}
|
||
|
||
/* ARGSUSED */
|
||
int
|
||
scnopen(dev, flag, mode, p)
|
||
dev_t dev;
|
||
int flag;
|
||
int mode;
|
||
struct proc *p;
|
||
{
|
||
register struct tty *tp;
|
||
register int unit = DEV_UNIT(dev);
|
||
register struct scn_softc *sc;
|
||
int error = 0;
|
||
int hwset = 0;
|
||
int s;
|
||
|
||
if (unit >= scn_cd.cd_ndevs)
|
||
return ENXIO;
|
||
sc = SOFTC(unit);
|
||
if (!sc)
|
||
return ENXIO;
|
||
|
||
s = spltty();
|
||
if (!sc->sc_tty) {
|
||
tp = sc->sc_tty = ttymalloc();
|
||
tty_attach(tp);
|
||
} else
|
||
tp = sc->sc_tty;
|
||
|
||
tp->t_oproc = scnstart;
|
||
tp->t_param = scnparam;
|
||
tp->t_hwiflow = scnhwiflow;
|
||
tp->t_dev = dev;
|
||
|
||
if ((tp->t_state & TS_ISOPEN) == 0 && tp->t_wopen == 0) {
|
||
ttychars(tp);
|
||
tp->t_iflag = TTYDEF_IFLAG;
|
||
tp->t_oflag = TTYDEF_OFLAG;
|
||
tp->t_cflag = SCNDEF_CFLAG;
|
||
|
||
sc->sc_rx_blocked = 0;
|
||
|
||
if (sc->sc_swflags & SCN_SW_CLOCAL)
|
||
tp->t_cflag |= CLOCAL;
|
||
if (sc->sc_swflags & SCN_SW_CRTSCTS)
|
||
tp->t_cflag |= CCTS_OFLOW | CRTS_IFLOW;
|
||
tp->t_lflag = TTYDEF_LFLAG;
|
||
if (unit == scnconsole)
|
||
tp->t_ispeed = tp->t_ospeed = scnconsrate;
|
||
else
|
||
tp->t_ispeed = tp->t_ospeed = scndefaultrate;
|
||
scnparam(tp, &tp->t_termios);
|
||
ttsetwater(tp);
|
||
|
||
/* Turn on DTR and RTS. */
|
||
SCN_OP_BIS(sc, sc->sc_op_rts | sc->sc_op_dtr);
|
||
|
||
/* enable reciever interrupts */
|
||
scn_rxenable(sc);
|
||
hwset = 1;
|
||
|
||
/* set carrier state; */
|
||
if ((sc->sc_swflags & SCN_SW_SOFTCAR) || /* check ttyflags */
|
||
SCN_DCD(sc) || /* check h/w */
|
||
DEV_DIALOUT(dev))
|
||
tp->t_state |= TS_CARR_ON;
|
||
else
|
||
tp->t_state &= ~TS_CARR_ON;
|
||
} else {
|
||
if (tp->t_state & TS_XCLUDE && p->p_ucred->cr_uid != 0) {
|
||
splx(s);
|
||
return (EBUSY);
|
||
} else {
|
||
if (DEV_DIALOUT(dev) && !SCN_DIALOUT(sc)) {
|
||
/* dialout attempt while someone dialed in */
|
||
splx(s);
|
||
return (EBUSY);
|
||
}
|
||
}
|
||
}
|
||
if (DEV_DIALOUT(dev)) {
|
||
/* dialout open and no one dialed in (see above) */
|
||
SCN_SETDIALOUT(sc); /* mark line as dialed out */
|
||
}
|
||
if (flag & O_NONBLOCK) {
|
||
/* Non-blocking open
|
||
*
|
||
* If non-dialout open, and currenly opened for dialout you
|
||
* lose.
|
||
*/
|
||
if (!DEV_DIALOUT(dev) && SCN_DIALOUT(sc)) {
|
||
splx(s);
|
||
return EBUSY;
|
||
}
|
||
} else {
|
||
/* Blocking open
|
||
*
|
||
* This used to be more compact (while loop with lots of nots)
|
||
* but it was incomprehensible.
|
||
*
|
||
* "getty" is the classic case of a program that waits here...
|
||
*/
|
||
for (;;) {
|
||
if (SCN_DIALOUT(sc)) {
|
||
/* Currently opened for dialout. */
|
||
if (DEV_DIALOUT(dev))
|
||
/* No need to wait if dialout open */
|
||
break;
|
||
/*
|
||
* "getty" falls thru and waits while line
|
||
* dialed out.
|
||
*/
|
||
} else {
|
||
/* Not currently opened for dialout. */
|
||
if ((tp->t_cflag & CLOCAL) || /* "local" line? */
|
||
(tp->t_state & TS_CARR_ON)) /* or carrier up */
|
||
break; /* no (more) waiting */
|
||
/*
|
||
*"getty" on modem falls thru and waits for
|
||
* carrier up
|
||
*/
|
||
}
|
||
error = ttysleep(tp, (caddr_t) & tp->t_rawq,
|
||
TTIPRI | PCATCH, ttopen, 0);
|
||
if (error) {
|
||
/* XXX should turn off chip if we're the only
|
||
* waiter */
|
||
|
||
/* XXX drop RTS too? -plb */
|
||
/* XXX dialout state??? -plb */
|
||
SCN_OP_BIC(sc, sc->sc_op_dtr);
|
||
splx(s);
|
||
return error;
|
||
}
|
||
}
|
||
}
|
||
splx(s);
|
||
|
||
error = (*tp->t_linesw->l_open) (dev, tp);
|
||
if (error && hwset) {
|
||
scn_rxdisable(sc);
|
||
SCN_OP_BIC(sc, sc->sc_op_rts | sc->sc_op_dtr);
|
||
}
|
||
return (error);
|
||
}
|
||
|
||
|
||
/*ARGSUSED*/
|
||
int
|
||
scnclose(dev, flag, mode, p)
|
||
dev_t dev;
|
||
int flag;
|
||
int mode;
|
||
struct proc *p;
|
||
{
|
||
register int unit = DEV_UNIT(dev);
|
||
register struct scn_softc *sc = SOFTC(unit);
|
||
register struct tty *tp = sc->sc_tty;
|
||
|
||
if ((tp->t_state & TS_ISOPEN) == 0)
|
||
return 0;
|
||
|
||
(*tp->t_linesw->l_close) (tp, flag);
|
||
|
||
#ifdef KGDB
|
||
/* do not disable interrupts if debugging */
|
||
if (kgdb_dev != makedev(scnmajor, unit))
|
||
#endif
|
||
if ((tp->t_state & TS_ISOPEN) == 0) {
|
||
scn_rxdisable(sc);
|
||
}
|
||
if ((tp->t_cflag & HUPCL) && (sc->sc_swflags & SCN_SW_SOFTCAR) == 0) {
|
||
SCN_OP_BIC(sc, sc->sc_op_dtr);
|
||
/* hold low for 1 second */
|
||
(void) tsleep((caddr_t)sc, TTIPRI, ttclos, hz);
|
||
}
|
||
SCN_CLRDIALOUT(sc);
|
||
ttyclose(tp);
|
||
|
||
#if 0
|
||
if ((tp->t_state & TS_ISOPEN) == 0) {
|
||
ttyfree(tp);
|
||
sc->sc_tty = (struct tty *) NULL;
|
||
}
|
||
#endif
|
||
|
||
return (0);
|
||
}
|
||
|
||
int
|
||
scnread(dev, uio, flag)
|
||
dev_t dev;
|
||
struct uio *uio;
|
||
int flag;
|
||
{
|
||
register struct scn_softc *sc = SOFTC(DEV_UNIT(dev));
|
||
register struct tty *tp = sc->sc_tty;
|
||
|
||
return ((*tp->t_linesw->l_read) (tp, uio, flag));
|
||
}
|
||
|
||
int
|
||
scnwrite(dev, uio, flag)
|
||
dev_t dev;
|
||
struct uio *uio;
|
||
int flag;
|
||
{
|
||
register struct scn_softc *sc = SOFTC(DEV_UNIT(dev));
|
||
register struct tty *tp = sc->sc_tty;
|
||
|
||
return ((*tp->t_linesw->l_write) (tp, uio, flag));
|
||
}
|
||
|
||
struct tty *
|
||
scntty(dev)
|
||
dev_t dev;
|
||
{
|
||
register struct scn_softc *sc = SOFTC(DEV_UNIT(dev));
|
||
|
||
return sc->sc_tty;
|
||
}
|
||
|
||
/* Worker routines for interrupt processing */
|
||
static __inline void
|
||
dcd_int(sc, tp, new)
|
||
struct scn_softc *sc;
|
||
struct tty *tp;
|
||
u_char new;
|
||
{
|
||
if (sc->sc_swflags & SCN_SW_SOFTCAR)
|
||
return;
|
||
|
||
#if 0
|
||
printf("scn%d: dcd_int ip %x SCN_DCD %x new %x ipcr %x\n",
|
||
sc->unit,
|
||
sc->sc_duart->base[DU_IP],
|
||
SCN_DCD(sc),
|
||
new,
|
||
sc->sc_duart->base[DU_IPCR]
|
||
);
|
||
#endif
|
||
|
||
/* XXX set some flag to have some lower (soft) int call line discipline? */
|
||
if (!(*tp->t_linesw->l_modem) (tp, new == 0? 1: 0)) {
|
||
SCN_OP_BIC(sc, sc->sc_op_rts | sc->sc_op_dtr);
|
||
}
|
||
}
|
||
|
||
/*
|
||
* Print out a ring or fifo overrun error message.
|
||
*/
|
||
static void
|
||
scnoverrun(unit, ptime, what)
|
||
int unit;
|
||
long *ptime;
|
||
char *what;
|
||
{
|
||
if (*ptime != time.tv_sec) {
|
||
*ptime = time.tv_sec;
|
||
log(LOG_WARNING, "scn%d: %s overrun\n", unit, what);
|
||
}
|
||
}
|
||
|
||
/*
|
||
* Try to block or unblock input using hardware flow-control.
|
||
* This is called by kern/tty.c if MDMBUF|CRTSCTS is set, and
|
||
* if this function returns non-zero, the TS_TBLOCK flag will
|
||
* be set or cleared according to the "stop" arg passed.
|
||
*/
|
||
int
|
||
scnhwiflow(tp, stop)
|
||
struct tty *tp;
|
||
int stop;
|
||
{
|
||
int unit = DEV_UNIT(tp->t_dev);
|
||
struct scn_softc *sc = SOFTC(unit);
|
||
int s = splrtty();
|
||
|
||
if (!stop) {
|
||
if (sc->sc_rbput - sc->sc_rbget - 1) {
|
||
setsoftscn();
|
||
}
|
||
}
|
||
splx(s);
|
||
return 1;
|
||
}
|
||
|
||
static void
|
||
scnintr(arg)
|
||
void *arg;
|
||
{
|
||
int line1 = (int)arg; /* NOTE: line _ONE_ */
|
||
register struct scn_softc *sc0 = SOFTC(line1 - 1);
|
||
register struct scn_softc *sc1 = SOFTC(line1);
|
||
|
||
register struct tty *tp0 = sc0->sc_tty;
|
||
register struct tty *tp1 = sc1->sc_tty;
|
||
|
||
register struct duart *duart = sc0->sc_duart;
|
||
|
||
char rs_work;
|
||
u_char rs_stat;
|
||
u_char rs_ipcr;
|
||
|
||
do {
|
||
/* Loop to pick up ALL pending interrupts for device. */
|
||
rs_work = FALSE;
|
||
rs_stat = duart->base[DU_ISR];
|
||
|
||
/* channel a */
|
||
if (tp0 != NULL) {
|
||
if ((rs_stat & INT_TXA) && (tp0->t_state & TS_BUSY)) {
|
||
/* output char done. */
|
||
tp0->t_state &= ~(TS_BUSY | TS_FLUSH);
|
||
|
||
/* disable tx ints */
|
||
sc0->sc_duart->imr &= ~sc0->sc_tx_int;
|
||
sc0->sc_duart->base[DU_IMR] = sc0->sc_duart->imr;
|
||
|
||
if (sc0->sc_heldchanges) {
|
||
scn_setchip(sc0);
|
||
}
|
||
|
||
(*tp0->t_linesw->l_start) (tp0);
|
||
rs_work = TRUE;
|
||
}
|
||
}
|
||
/* channel b */
|
||
if (tp1 != NULL) {
|
||
if ((rs_stat & INT_TXB) && (tp1->t_state & TS_BUSY)) {
|
||
/* output char done. */
|
||
tp1->t_state &= ~(TS_BUSY | TS_FLUSH);
|
||
|
||
/* disable tx ints */
|
||
sc1->sc_duart->imr &= ~sc1->sc_tx_int;
|
||
sc1->sc_duart->base[DU_IMR] = sc1->sc_duart->imr;
|
||
|
||
if (sc1->sc_heldchanges) {
|
||
scn_setchip(sc1);
|
||
}
|
||
|
||
(*tp1->t_linesw->l_start) (tp1);
|
||
rs_work = TRUE;
|
||
}
|
||
}
|
||
if (rs_stat & INT_IP) {
|
||
rs_work = TRUE;
|
||
rs_ipcr = duart->base[DU_IPCR];
|
||
|
||
if (rs_ipcr & IPCR_DELTA_DCDA && tp0 != NULL) {
|
||
dcd_int(sc0, tp0, rs_ipcr & IPCR_DCDA);
|
||
}
|
||
if (rs_ipcr & IPCR_DELTA_DCDB && tp1 != NULL) {
|
||
dcd_int(sc1, tp1, rs_ipcr & IPCR_DCDB);
|
||
}
|
||
}
|
||
} while (rs_work);
|
||
}
|
||
|
||
/*
|
||
* Handle rxrdy/ffull interrupt: QUICKLY poll both channels (checking
|
||
* status first) and stash data in a ring buffer. Ring buffer scheme
|
||
* borowed from sparc/zs.c requires NO interlock on data!
|
||
*
|
||
* This interrupt should NOT be included in spltty() mask since it
|
||
* invokes NO tty code! The whole point is to allow tty input as much
|
||
* of the time as possible, while deferring "heavy" character
|
||
* processing until later.
|
||
*
|
||
* see scn.hw.README and scnsoft() for more info.
|
||
*
|
||
* THIS ROUTINE SHOULD BE KEPT AS CLEAN AS POSSIBLE!!
|
||
* IT'S A CANDIDATE FOR RECODING IN ASSEMBLER!!
|
||
*/
|
||
static __inline int
|
||
scn_rxintr(sc, line)
|
||
struct scn_softc *sc;
|
||
int line;
|
||
{
|
||
register char sr;
|
||
register int i, n;
|
||
int work;
|
||
|
||
work = 0;
|
||
i = sc->sc_rbput;
|
||
while (work <= 10) {
|
||
#define SCN_GETCH(SC) \
|
||
sr = (SC)->sc_chbase[CH_SR]; \
|
||
if ((sr & SR_RX_RDY) == 0) \
|
||
break; \
|
||
if (sr & (SR_PARITY | SR_FRAME | SR_BREAK | SR_OVERRUN)) \
|
||
goto exception; \
|
||
work++; \
|
||
(SC)->sc_rbuf[i++ & SCN_RING_MASK] = (SC)->sc_chbase[CH_DAT]
|
||
|
||
SCN_GETCH(sc); SCN_GETCH(sc); SCN_GETCH(sc);
|
||
/* XXX more here if 26C92? -plb */
|
||
continue;
|
||
exception:
|
||
#if defined(DDB)
|
||
if (line == scnconsole && (sr & SR_BREAK)) {
|
||
Debugger();
|
||
sr = sc->sc_chbase[CH_SR];
|
||
}
|
||
#endif
|
||
#if defined(KGDB)
|
||
if (line == scnkgdb && (sr & SR_RX_RDY)) {
|
||
kgdb_connect(1);
|
||
sr = sc->sc_chbase[CH_SR];
|
||
}
|
||
#endif
|
||
work++;
|
||
sc->sc_rbuf[i++ & SCN_RING_MASK] = (sr << 8) | sc->sc_chbase[CH_DAT];
|
||
sc->sc_chbase[CH_CR] = CR_CMD_RESET_ERR; /* resets break? */
|
||
RECOVER();
|
||
}
|
||
/*
|
||
* If ring is getting too full, try to block input.
|
||
*/
|
||
n = i - sc->sc_rbget;
|
||
if (sc->sc_rbhiwat && (n > sc->sc_rbhiwat)) {
|
||
/* If not CRTSCTS sc_rbhiwat is such that this
|
||
* never happens.
|
||
* Clear RTS
|
||
*/
|
||
SCN_OP_BIC(sc, sc->sc_op_rts);
|
||
sc->sc_rx_blocked = 1;
|
||
}
|
||
sc->sc_rbput = i;
|
||
|
||
return work;
|
||
}
|
||
|
||
static void
|
||
scnrxintr(arg)
|
||
void *arg;
|
||
{
|
||
int work = 0;
|
||
int line1 = (int)arg; /* NOTE: line _ONE_ */
|
||
int line0 = line1 - 1;
|
||
register struct scn_softc *sc0 = SOFTC(line0);
|
||
register struct scn_softc *sc1 = SOFTC(line1);
|
||
|
||
work = scn_rxintr(sc0, line0);
|
||
work += scn_rxintr(sc1, (int)line1);
|
||
if (work > 0) {
|
||
setsoftscn(); /* trigger s/w intr */
|
||
#ifdef SCN_TIMING
|
||
microtime(&tstart);
|
||
#endif
|
||
}
|
||
}
|
||
|
||
/*
|
||
* Here on soft interrupt (at spltty) to empty ring buffers.
|
||
*
|
||
* Dave's original scheme was to use the DUART reciever timeout
|
||
* interrupt. This requires 2692's (which my board doesn't have), and
|
||
* I also liked the idea of using the C/T to generate alternate and/or
|
||
* arbitrary bauds. -plb
|
||
*
|
||
* The ringbuffer code comes from Chris Torek's SPARC 44bsd zs driver
|
||
* (hence the LBL notice on top of this file), DOES NOT require
|
||
* interlocking with interrupt levels!
|
||
*
|
||
* The 44bsd sparc/zs driver reads the ring buffer from a seperate
|
||
* zssoftint, while the SunOS 4.x zs driver appears to use
|
||
* timeout()'s. timeouts seem to be too slow to deal with high data
|
||
* rates. I know, I tried them.
|
||
* -plb.
|
||
*/
|
||
static void
|
||
scnsoft(arg)
|
||
void *arg;
|
||
{
|
||
int unit;
|
||
#ifdef SCN_TIMING
|
||
struct timeval tend;
|
||
u_long t;
|
||
|
||
microtime(&tend);
|
||
t = (tend.tv_sec - tstart.tv_sec) * 1000000 + (tend.tv_usec - tstart.tv_usec);
|
||
t = (t + tick / 20) / (tick / 10);
|
||
if (t >= NJITTER - 1) {
|
||
t = NJITTER - 1;
|
||
}
|
||
scn_jitter[t]++;
|
||
#endif
|
||
|
||
for (unit = 0; unit < scn_cd.cd_ndevs; unit++) {
|
||
register struct scn_softc *sc;
|
||
register struct tty *tp;
|
||
register int n, get;
|
||
|
||
sc = SOFTC(unit);
|
||
if (sc == NULL) {
|
||
continue;
|
||
}
|
||
tp = sc->sc_tty;
|
||
#ifdef KGDB
|
||
if (tp == NULL) {
|
||
sc->sc_rbget = sc->sc_rbput;
|
||
continue;
|
||
}
|
||
#endif
|
||
if (tp == NULL || tp->t_state & TS_TBLOCK) {
|
||
continue;
|
||
}
|
||
|
||
|
||
get = sc->sc_rbget;
|
||
|
||
/* NOTE: fetch from rbput is atomic */
|
||
while (get != (n = sc->sc_rbput)) {
|
||
/*
|
||
* Compute the number of interrupts in the receive ring.
|
||
* If the count is overlarge, we lost some events, and
|
||
* must advance to the first valid one. It may get
|
||
* overwritten if more data are arriving, but this is
|
||
* too expensive to check and gains nothing (we already
|
||
* lost out; all we can do at this point is trade one
|
||
* kind of loss for another).
|
||
*/
|
||
n -= get;
|
||
if (n > SCN_RING_SIZE) {
|
||
scnoverrun(unit, &sc->sc_rotime, "ring");
|
||
get += n - SCN_RING_SIZE;
|
||
n = SCN_RING_SIZE;
|
||
sc->sc_ring_overruns++;
|
||
}
|
||
while (--n >= 0) {
|
||
register int c, sr;
|
||
|
||
if (tp->t_state & TS_TBLOCK) {
|
||
sc->sc_rbget = get;
|
||
goto done;
|
||
}
|
||
/* Race to keep ahead of incoming interrupts. */
|
||
c = sc->sc_rbuf[get++ & SCN_RING_MASK];
|
||
|
||
sr = c >> 8; /* extract status */
|
||
c &= 0xff; /* leave just character */
|
||
|
||
if (sr & SR_OVERRUN) {
|
||
scnoverrun(unit, &sc->sc_fotime, "fifo");
|
||
sc->sc_fifo_overruns++;
|
||
}
|
||
if (sr & SR_PARITY) {
|
||
c |= TTY_PE;
|
||
sc->sc_parity_errors++;
|
||
}
|
||
if (sr & SR_FRAME) {
|
||
c |= TTY_FE;
|
||
sc->sc_framing_errors++;
|
||
}
|
||
if (sr & SR_BREAK) {
|
||
#if 0
|
||
/*
|
||
* See DDB_CHECK() comments in
|
||
* scnrxintr()
|
||
*/
|
||
if (unit == scnconsole)
|
||
Debugger();
|
||
#endif
|
||
c = TTY_FE | 0;
|
||
sc->sc_breaks++;
|
||
}
|
||
(*tp->t_linesw->l_rint) (c, tp);
|
||
|
||
if (sc->sc_rx_blocked && n < SCN_RING_THRESH) {
|
||
int s = splrtty();
|
||
sc->sc_rx_blocked = 0;
|
||
SCN_OP_BIS(sc, sc->sc_op_rts);
|
||
splx(s);
|
||
}
|
||
|
||
}
|
||
sc->sc_rbget = get;
|
||
}
|
||
done:
|
||
}
|
||
}
|
||
|
||
/* Convert TIOCM_xxx bits to output port bits. */
|
||
static unsigned char
|
||
opbits(sc, tioc_bits)
|
||
struct scn_softc *sc;
|
||
int tioc_bits;
|
||
{
|
||
return ((((tioc_bits) & TIOCM_DTR) ? sc->sc_op_dtr : 0) |
|
||
(((tioc_bits) & TIOCM_RTS) ? sc->sc_op_rts : 0));
|
||
}
|
||
|
||
int
|
||
scnioctl(dev, cmd, data, flag, p)
|
||
dev_t dev;
|
||
u_long cmd;
|
||
caddr_t data;
|
||
int flag;
|
||
struct proc *p;
|
||
{
|
||
register int unit = DEV_UNIT(dev);
|
||
register struct scn_softc *sc = SOFTC(unit);
|
||
register struct tty *tp = sc->sc_tty;
|
||
register int error;
|
||
|
||
error = (*tp->t_linesw->l_ioctl) (tp, cmd, data, flag, p);
|
||
if (error >= 0)
|
||
return (error);
|
||
error = ttioctl(tp, cmd, data, flag, p);
|
||
if (error >= 0)
|
||
return (error);
|
||
|
||
switch (cmd) {
|
||
case TIOCSBRK:
|
||
sc->sc_chbase[CH_CR] = CR_CMD_START_BRK;
|
||
break;
|
||
|
||
case TIOCCBRK:
|
||
sc->sc_chbase[CH_CR] = CR_CMD_STOP_BRK;
|
||
break;
|
||
|
||
case TIOCSDTR:
|
||
SCN_OP_BIS(sc, sc->sc_op_dtr | sc->sc_op_rts);
|
||
break;
|
||
|
||
case TIOCCDTR:
|
||
SCN_OP_BIC(sc, sc->sc_op_dtr | sc->sc_op_rts);
|
||
break;
|
||
|
||
case TIOCMSET: {
|
||
int s;
|
||
unsigned char sbits, cbits;
|
||
|
||
/* set bits */
|
||
sbits = opbits(sc, *(int *) data);
|
||
|
||
/* get bits to clear */
|
||
cbits = ~sbits & (sc->sc_op_dtr | sc->sc_op_rts);
|
||
|
||
s = spltty();
|
||
if (sbits) {
|
||
SCN_OP_BIS(sc, sbits);
|
||
}
|
||
if (cbits) {
|
||
SCN_OP_BIC(sc, cbits);
|
||
}
|
||
splx(s);
|
||
break;
|
||
}
|
||
|
||
case TIOCMBIS:
|
||
SCN_OP_BIS(sc, opbits(sc, *(int *) data));
|
||
break;
|
||
|
||
case TIOCMBIC:
|
||
SCN_OP_BIC(sc, opbits(sc, *(int *) data));
|
||
break;
|
||
|
||
case TIOCMGET: {
|
||
int bits;
|
||
unsigned char ip, op;
|
||
|
||
/* s = spltty(); */
|
||
ip = sc->sc_duart->base[DU_IP];
|
||
/*
|
||
* XXX sigh; cannot get op current state!! even if
|
||
* maintained in private, RTS is done in h/w!!
|
||
*/
|
||
op = 0;
|
||
/* splx(s); */
|
||
|
||
bits = 0;
|
||
if (ip & sc->sc_ip_dcd)
|
||
bits |= TIOCM_CD;
|
||
if (ip & sc->sc_ip_cts)
|
||
bits |= TIOCM_CTS;
|
||
|
||
#if 0
|
||
if (op & sc->sc_op_dtr)
|
||
bits |= TIOCM_DTR;
|
||
if (op & sc->sc_op_rts)
|
||
bits |= TIOCM_RTS;
|
||
#endif
|
||
|
||
*(int *) data = bits;
|
||
break;
|
||
}
|
||
|
||
case TIOCGFLAGS:{
|
||
int bits = 0;
|
||
|
||
if (sc->sc_swflags & SCN_SW_SOFTCAR)
|
||
bits |= TIOCFLAG_SOFTCAR;
|
||
if (sc->sc_swflags & SCN_SW_CLOCAL)
|
||
bits |= TIOCFLAG_CLOCAL;
|
||
if (sc->sc_swflags & SCN_SW_CRTSCTS)
|
||
bits |= TIOCFLAG_CRTSCTS;
|
||
if (sc->sc_swflags & SCN_SW_MDMBUF)
|
||
bits |= TIOCFLAG_MDMBUF;
|
||
|
||
*(int *) data = bits;
|
||
break;
|
||
}
|
||
case TIOCSFLAGS:{
|
||
int userbits, driverbits = 0;
|
||
|
||
error = suser(p->p_ucred, &p->p_acflag);
|
||
if (error != 0)
|
||
return (EPERM);
|
||
|
||
userbits = *(int *) data;
|
||
if (userbits & TIOCFLAG_SOFTCAR)
|
||
driverbits |= SCN_SW_SOFTCAR;
|
||
if (userbits & TIOCFLAG_CLOCAL)
|
||
driverbits |= SCN_SW_CLOCAL;
|
||
if (userbits & TIOCFLAG_CRTSCTS)
|
||
driverbits |= SCN_SW_CRTSCTS;
|
||
if (userbits & TIOCFLAG_MDMBUF)
|
||
driverbits |= SCN_SW_MDMBUF;
|
||
|
||
sc->sc_swflags = driverbits;
|
||
|
||
break;
|
||
}
|
||
|
||
default:
|
||
return (ENOTTY);
|
||
}
|
||
return (0);
|
||
}
|
||
|
||
int
|
||
scnparam(tp, t)
|
||
struct tty *tp;
|
||
struct termios *t;
|
||
{
|
||
int cflag = t->c_cflag;
|
||
int unit = DEV_UNIT(tp->t_dev);
|
||
char mr1, mr2;
|
||
int error;
|
||
struct scn_softc *sc = SOFTC(unit);
|
||
|
||
/* Is this a hang up? */
|
||
if (t->c_ospeed == B0) {
|
||
SCN_OP_BIC(sc, sc->sc_op_dtr);
|
||
/* leave DTR down. see comment in scnclose() -plb */
|
||
return (0);
|
||
}
|
||
mr1 = mr2 = 0;
|
||
|
||
/* Parity? */
|
||
if (cflag & PARENB) {
|
||
if ((cflag & PARODD) == 0)
|
||
mr1 |= MR1_PEVEN;
|
||
else
|
||
mr1 |= MR1_PODD;
|
||
} else
|
||
mr1 |= MR1_PNONE;
|
||
|
||
/* Stop bits. */
|
||
if (cflag & CSTOPB)
|
||
mr2 |= MR2_STOP2;
|
||
else
|
||
mr2 |= MR2_STOP1;
|
||
|
||
/* Data bits. */
|
||
switch (cflag & CSIZE) {
|
||
case CS5:
|
||
mr1 |= MR1_CS5;
|
||
break;
|
||
case CS6:
|
||
mr1 |= MR1_CS6;
|
||
break;
|
||
case CS7:
|
||
mr1 |= MR1_CS7;
|
||
break;
|
||
case CS8:
|
||
default:
|
||
mr1 |= MR1_CS8;
|
||
break;
|
||
}
|
||
|
||
if (cflag & CCTS_OFLOW)
|
||
mr2 |= MR2_TXCTS;
|
||
|
||
if (cflag & CRTS_IFLOW) {
|
||
mr1 |= MR1_RXRTS;
|
||
sc->sc_rbhiwat = SCN_RING_HIWAT;
|
||
} else {
|
||
sc->sc_rbhiwat = 0;
|
||
}
|
||
|
||
error = scn_config(unit, t->c_ispeed, t->c_ospeed, mr1, mr2);
|
||
|
||
/* If successful, copy to tty */
|
||
if (!error) {
|
||
tp->t_ispeed = t->c_ispeed;
|
||
tp->t_ospeed = t->c_ospeed;
|
||
tp->t_cflag = cflag;
|
||
}
|
||
return (error);
|
||
}
|
||
|
||
void
|
||
scnstart(tp)
|
||
struct tty *tp;
|
||
{
|
||
int s, c;
|
||
int unit = DEV_UNIT(tp->t_dev);
|
||
struct scn_softc *sc = SOFTC(unit);
|
||
|
||
s = spltty();
|
||
if (tp->t_state & (TS_BUSY | TS_TTSTOP))
|
||
goto out;
|
||
if (tp->t_outq.c_cc <= tp->t_lowat) {
|
||
if (tp->t_state & TS_ASLEEP) {
|
||
tp->t_state &= ~TS_ASLEEP;
|
||
wakeup((caddr_t) & tp->t_outq);
|
||
}
|
||
if (tp->t_outq.c_cc == 0) /* plb 11/8/95 - from
|
||
* isa/com.c */
|
||
goto out;
|
||
selwakeup(&tp->t_wsel);
|
||
}
|
||
tp->t_state |= TS_BUSY;
|
||
|
||
while (sc->sc_chbase[CH_SR] & SR_TX_RDY) {
|
||
if ((c = getc(&tp->t_outq)) == -1)
|
||
break;
|
||
sc->sc_chbase[CH_DAT] = c;
|
||
}
|
||
sc->sc_duart->base[DU_IMR] = (sc->sc_duart->imr |= sc->sc_tx_int);
|
||
|
||
out:
|
||
splx(s);
|
||
}
|
||
|
||
/*
|
||
* Stop output on a line.
|
||
*/
|
||
/*ARGSUSED*/
|
||
void
|
||
scnstop(tp, flag)
|
||
struct tty *tp;
|
||
int flag;
|
||
{
|
||
int s = spltty();
|
||
|
||
if (tp->t_state & TS_BUSY) {
|
||
if ((tp->t_state & TS_TTSTOP) == 0)
|
||
tp->t_state |= TS_FLUSH;
|
||
}
|
||
splx(s);
|
||
}
|
||
|
||
/*
|
||
* Following are all routines needed for SCN to act as console.
|
||
*/
|
||
#ifdef VERYLOWDEBUG
|
||
/* So the kernel can write in unmapped mode! */
|
||
extern int _mapped;
|
||
#define SCN_BASE (_mapped ? SCN_FIRST_MAP_ADR : SCN_FIRST_ADR)
|
||
#else
|
||
#define SCN_BASE (SCN_FIRST_MAP_ADR)
|
||
#endif
|
||
|
||
#define DUADDR(dev) (u_char *)(SCN_BASE + (DEV_UNIT(dev) >> 1) * DUART_SZ)
|
||
#define CHADDR(dev) (u_char *)(SCN_BASE + DEV_UNIT(dev) * CH_SZ)
|
||
|
||
void
|
||
scncnprobe(cp)
|
||
struct consdev *cp;
|
||
{
|
||
/* Locate the major number. */
|
||
for (scnmajor = 0; scnmajor < nchrdev; scnmajor++)
|
||
if (cdevsw[scnmajor].d_open == scnopen)
|
||
break;
|
||
|
||
/* initialize required fields */
|
||
cp->cn_dev = makedev(scnmajor, SCN_CONSOLE);
|
||
cp->cn_pri = CN_NORMAL;
|
||
}
|
||
|
||
void
|
||
scncnreinit(v)
|
||
void *v;
|
||
{
|
||
dev_t dev = (dev_t)v;
|
||
int unit = DEV_UNIT(dev);
|
||
volatile u_char *du_base = DUADDR(dev);
|
||
|
||
du_base[DU_OPSET] = (unit & 1) ? (OP_RTSB | OP_DTRB) : (OP_RTSA | OP_DTRA);
|
||
}
|
||
|
||
void
|
||
scncninit(cp)
|
||
struct consdev *cp;
|
||
{
|
||
scninit(cp->cn_dev, scnconsrate);
|
||
scnconsole = DEV_UNIT(cp->cn_dev);
|
||
}
|
||
|
||
/* Used by scncninit and kgdb startup. */
|
||
int
|
||
scninit(dev, rate)
|
||
dev_t dev;
|
||
int rate;
|
||
{
|
||
volatile u_char *du_base = DUADDR(dev);
|
||
int unit = DEV_UNIT(dev);
|
||
|
||
du_base[DU_OPSET] = (unit & 1) ? (OP_RTSB | OP_DTRB) : (OP_RTSA | OP_DTRA);
|
||
scn_config(unit, rate, rate, MR1_PNONE | MR1_CS8, MR2_STOP1);
|
||
return (0);
|
||
}
|
||
|
||
/*
|
||
* Console kernel input character routine.
|
||
*/
|
||
int
|
||
scncngetc(dev)
|
||
dev_t dev;
|
||
{
|
||
volatile u_char *ch_base = CHADDR(dev);
|
||
char c;
|
||
int s = spltty();
|
||
|
||
while ((ch_base[CH_SR] & SR_RX_RDY) == 0);
|
||
c = ch_base[CH_DAT];
|
||
|
||
splx(s);
|
||
return c;
|
||
}
|
||
|
||
/* The pc532 does not turn off console polling. */
|
||
void
|
||
scncnpollc(dev, on)
|
||
dev_t dev;
|
||
int on;
|
||
{
|
||
}
|
||
|
||
/*
|
||
* Console kernel output character routine.
|
||
*/
|
||
void
|
||
scncnputc(dev, c)
|
||
dev_t dev;
|
||
int c;
|
||
{
|
||
volatile u_char *ch_base = CHADDR(dev);
|
||
volatile u_char *du_base = DUADDR(dev);
|
||
int s = spltty();
|
||
|
||
if (c == '\n')
|
||
scncnputc(dev, '\r');
|
||
|
||
while ((ch_base[CH_SR] & SR_TX_RDY) == 0);
|
||
ch_base[CH_DAT] = c;
|
||
while ((ch_base[CH_SR] & SR_TX_RDY) == 0);
|
||
du_base[DU_ISR];
|
||
|
||
splx(s);
|
||
}
|