382 lines
10 KiB
C
382 lines
10 KiB
C
/* $NetBSD: if_urereg.h,v 1.2 2019/04/12 03:32:06 msaitoh Exp $ */
|
|
/* $OpenBSD: if_urereg.h,v 1.5 2018/11/02 21:32:30 jcs Exp $ */
|
|
/*-
|
|
* Copyright (c) 2015-2016 Kevin Lo <kevlo@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#define URE_CONFIG_IDX 0 /* config number 1 */
|
|
#define URE_IFACE_IDX 0
|
|
|
|
#define URE_CTL_READ 0x01
|
|
#define URE_CTL_WRITE 0x02
|
|
|
|
#define URE_TIMEOUT 1000
|
|
#define URE_PHY_TIMEOUT 2000
|
|
|
|
#define URE_BYTE_EN_DWORD 0xff
|
|
#define URE_BYTE_EN_WORD 0x33
|
|
#define URE_BYTE_EN_BYTE 0x11
|
|
#define URE_BYTE_EN_SIX_BYTES 0x3f
|
|
|
|
#define URE_MAX_FRAMELEN (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN)
|
|
|
|
#define URE_PLA_IDR 0xc000
|
|
#define URE_PLA_RCR 0xc010
|
|
#define URE_PLA_RMS 0xc016
|
|
#define URE_PLA_RXFIFO_CTRL0 0xc0a0
|
|
#define URE_PLA_RXFIFO_CTRL1 0xc0a4
|
|
#define URE_PLA_RXFIFO_CTRL2 0xc0a8
|
|
#define URE_PLA_DMY_REG0 0xc0b0
|
|
#define URE_PLA_FMC 0xc0b4
|
|
#define URE_PLA_CFG_WOL 0xc0b6
|
|
#define URE_PLA_TEREDO_CFG 0xc0bc
|
|
#define URE_PLA_MAR0 0xcd00
|
|
#define URE_PLA_MAR4 0xcd04
|
|
#define URE_PLA_BACKUP 0xd000
|
|
#define URE_PLA_BDC_CR 0xd1a0
|
|
#define URE_PLA_TEREDO_TIMER 0xd2cc
|
|
#define URE_PLA_REALWOW_TIMER 0xd2e8
|
|
#define URE_PLA_LEDSEL 0xdd90
|
|
#define URE_PLA_LED_FEATURE 0xdd92
|
|
#define URE_PLA_PHYAR 0xde00
|
|
#define URE_PLA_BOOT_CTRL 0xe004
|
|
#define URE_PLA_GPHY_INTR_IMR 0xe022
|
|
#define URE_PLA_EEE_CR 0xe040
|
|
#define URE_PLA_EEEP_CR 0xe080
|
|
#define URE_PLA_MAC_PWR_CTRL 0xe0c0
|
|
#define URE_PLA_MAC_PWR_CTRL2 0xe0ca
|
|
#define URE_PLA_MAC_PWR_CTRL3 0xe0cc
|
|
#define URE_PLA_MAC_PWR_CTRL4 0xe0ce
|
|
#define URE_PLA_WDT6_CTRL 0xe428
|
|
#define URE_PLA_TCR0 0xe610
|
|
#define URE_PLA_TCR1 0xe612
|
|
#define URE_PLA_MTPS 0xe615
|
|
#define URE_PLA_TXFIFO_CTRL 0xe618
|
|
#define URE_PLA_RSTTELLY 0xe800
|
|
#define URE_PLA_CR 0xe813
|
|
#define URE_PLA_CRWECR 0xe81c
|
|
#define URE_PLA_CONFIG5 0xe822
|
|
#define URE_PLA_PHY_PWR 0xe84c
|
|
#define URE_PLA_OOB_CTRL 0xe84f
|
|
#define URE_PLA_CPCR 0xe854
|
|
#define URE_PLA_MISC_0 0xe858
|
|
#define URE_PLA_MISC_1 0xe85a
|
|
#define URE_PLA_OCP_GPHY_BASE 0xe86c
|
|
#define URE_PLA_TELLYCNT 0xe890
|
|
#define URE_PLA_SFF_STS_7 0xe8de
|
|
#define URE_PLA_PHYSTATUS 0xe908
|
|
|
|
#define URE_USB_USB2PHY 0xb41e
|
|
#define URE_USB_SSPHYLINK2 0xb428
|
|
#define URE_USB_U2P3_CTRL 0xb460
|
|
#define URE_USB_CSR_DUMMY1 0xb464
|
|
#define URE_USB_CSR_DUMMY2 0xb466
|
|
#define URE_USB_DEV_STAT 0xb808
|
|
#define URE_USB_CONNECT_TIMER 0xcbf8
|
|
#define URE_USB_BURST_SIZE 0xcfc0
|
|
#define URE_USB_USB_CTRL 0xd406
|
|
#define URE_USB_PHY_CTRL 0xd408
|
|
#define URE_USB_TX_AGG 0xd40a
|
|
#define URE_USB_RX_BUF_TH 0xd40c
|
|
#define URE_USB_USB_TIMER 0xd428
|
|
#define URE_USB_RX_EARLY_AGG 0xd42c
|
|
#define URE_USB_PM_CTRL_STATUS 0xd432
|
|
#define URE_USB_TX_DMA 0xd434
|
|
#define URE_USB_TOLERANCE 0xd490
|
|
#define URE_USB_LPM_CTRL 0xd41a
|
|
#define URE_USB_UPS_CTRL 0xd800
|
|
#define URE_USB_MISC_0 0xd81a
|
|
#define URE_USB_POWER_CUT 0xd80a
|
|
#define URE_USB_AFE_CTRL2 0xd824
|
|
#define URE_USB_WDT11_CTRL 0xe43c
|
|
|
|
/* OCP Registers. */
|
|
#define URE_OCP_ALDPS_CONFIG 0x2010
|
|
#define URE_OCP_EEE_CONFIG1 0x2080
|
|
#define URE_OCP_EEE_CONFIG2 0x2092
|
|
#define URE_OCP_EEE_CONFIG3 0x2094
|
|
#define URE_OCP_BASE_MII 0xa400
|
|
#define URE_OCP_EEE_AR 0xa41a
|
|
#define URE_OCP_EEE_DATA 0xa41c
|
|
#define URE_OCP_PHY_STATUS 0xa420
|
|
#define URE_OCP_POWER_CFG 0xa430
|
|
#define URE_OCP_EEE_CFG 0xa432
|
|
#define URE_OCP_SRAM_ADDR 0xa436
|
|
#define URE_OCP_SRAM_DATA 0xa438
|
|
#define URE_OCP_DOWN_SPEED 0xa442
|
|
#define URE_OCP_EEE_ABLE 0xa5c4
|
|
#define URE_OCP_EEE_ADV 0xa5d0
|
|
#define URE_OCP_EEE_LPABLE 0xa5d2
|
|
#define URE_OCP_PHY_STATE 0xa708
|
|
#define URE_OCP_ADC_CFG 0xbc06
|
|
|
|
/* SRAM Register. */
|
|
#define URE_SRAM_LPF_CFG 0x8012
|
|
#define URE_SRAM_10M_AMP1 0x8080
|
|
#define URE_SRAM_10M_AMP2 0x8082
|
|
#define URE_SRAM_IMPEDANCE 0x8084
|
|
|
|
/* PLA_RCR */
|
|
#define URE_RCR_AAP 0x00000001
|
|
#define URE_RCR_APM 0x00000002
|
|
#define URE_RCR_AM 0x00000004
|
|
#define URE_RCR_AB 0x00000008
|
|
#define URE_RCR_ACPT_ALL \
|
|
(URE_RCR_AAP | URE_RCR_APM | URE_RCR_AM | URE_RCR_AB)
|
|
|
|
/* PLA_RXFIFO_CTRL0 */
|
|
#define URE_RXFIFO_THR1_NORMAL 0x00080002
|
|
#define URE_RXFIFO_THR1_OOB 0x01800003
|
|
|
|
/* PLA_RXFIFO_CTRL1 */
|
|
#define URE_RXFIFO_THR2_FULL 0x00000060
|
|
#define URE_RXFIFO_THR2_HIGH 0x00000038
|
|
#define URE_RXFIFO_THR2_OOB 0x0000004a
|
|
#define URE_RXFIFO_THR2_NORMAL 0x00a0
|
|
|
|
/* PLA_RXFIFO_CTRL2 */
|
|
#define URE_RXFIFO_THR3_FULL 0x00000078
|
|
#define URE_RXFIFO_THR3_HIGH 0x00000048
|
|
#define URE_RXFIFO_THR3_OOB 0x0000005a
|
|
#define URE_RXFIFO_THR3_NORMAL 0x0110
|
|
|
|
/* PLA_TXFIFO_CTRL */
|
|
#define URE_TXFIFO_THR_NORMAL 0x00400008
|
|
#define URE_TXFIFO_THR_NORMAL2 0x01000008
|
|
|
|
/* PLA_DMY_REG0 */
|
|
#define URE_ECM_ALDPS 0x0002
|
|
|
|
/* PLA_FMC */
|
|
#define URE_FMC_FCR_MCU_EN 0x0001
|
|
|
|
/* PLA_EEEP_CR */
|
|
#define URE_EEEP_CR_EEEP_TX 0x0002
|
|
|
|
/* PLA_WDT6_CTRL */
|
|
#define URE_WDT6_SET_MODE 0x0010
|
|
|
|
/* PLA_TCR0 */
|
|
#define URE_TCR0_TX_EMPTY 0x0800
|
|
#define URE_TCR0_AUTO_FIFO 0x0080
|
|
|
|
/* PLA_TCR1 */
|
|
#define URE_VERSION_MASK 0x7cf0
|
|
|
|
/* PLA_CR */
|
|
#define URE_CR_RST 0x10
|
|
#define URE_CR_RE 0x08
|
|
#define URE_CR_TE 0x04
|
|
|
|
/* PLA_CRWECR */
|
|
#define URE_CRWECR_NORAML 0x00
|
|
#define URE_CRWECR_CONFIG 0xc0
|
|
|
|
/* PLA_OOB_CTRL */
|
|
#define URE_NOW_IS_OOB 0x80
|
|
#define URE_TXFIFO_EMPTY 0x20
|
|
#define URE_RXFIFO_EMPTY 0x10
|
|
#define URE_LINK_LIST_READY 0x02
|
|
#define URE_DIS_MCU_CLROOB 0x01
|
|
#define URE_FIFO_EMPTY (URE_TXFIFO_EMPTY | URE_RXFIFO_EMPTY)
|
|
|
|
/* PLA_MISC_1 */
|
|
#define URE_RXDY_GATED_EN 0x0008
|
|
|
|
/* PLA_SFF_STS_7 */
|
|
#define URE_RE_INIT_LL 0x8000
|
|
#define URE_MCU_BORW_EN 0x4000
|
|
|
|
/* PLA_CPCR */
|
|
#define URE_CPCR_RX_VLAN 0x0040
|
|
|
|
/* PLA_TEREDO_CFG */
|
|
#define URE_TEREDO_SEL 0x8000
|
|
#define URE_TEREDO_WAKE_MASK 0x7f00
|
|
#define URE_TEREDO_RS_EVENT_MASK 0x00fe
|
|
#define URE_OOB_TEREDO_EN 0x0001
|
|
|
|
/* PAL_BDC_CR */
|
|
#define URE_ALDPS_PROXY_MODE 0x0001
|
|
|
|
/* PLA_CONFIG5 */
|
|
#define URE_LAN_WAKE_EN 0x0002
|
|
|
|
/* PLA_LED_FEATURE */
|
|
#define URE_LED_MODE_MASK 0x0700
|
|
|
|
/* PLA_PHY_PWR */
|
|
#define URE_TX_10M_IDLE_EN 0x0080
|
|
#define URE_PFM_PWM_SWITCH 0x0040
|
|
|
|
/* PLA_MAC_PWR_CTRL */
|
|
#define URE_D3_CLK_GATED_EN 0x00004000
|
|
#define URE_MCU_CLK_RATIO 0x07010f07
|
|
#define URE_MCU_CLK_RATIO_MASK 0x0f0f0f0f
|
|
#define URE_ALDPS_SPDWN_RATIO 0x0f87
|
|
|
|
/* PLA_MAC_PWR_CTRL2 */
|
|
#define URE_EEE_SPDWN_RATIO 0x8007
|
|
|
|
/* PLA_MAC_PWR_CTRL3 */
|
|
#define URE_PKT_AVAIL_SPDWN_EN 0x0100
|
|
#define URE_SUSPEND_SPDWN_EN 0x0004
|
|
#define URE_U1U2_SPDWN_EN 0x0002
|
|
#define URE_L1_SPDWN_EN 0x0001
|
|
|
|
/* PLA_MAC_PWR_CTRL4 */
|
|
#define URE_PWRSAVE_SPDWN_EN 0x1000
|
|
#define URE_RXDV_SPDWN_EN 0x0800
|
|
#define URE_TX10MIDLE_EN 0x0100
|
|
#define URE_TP100_SPDWN_EN 0x0020
|
|
#define URE_TP500_SPDWN_EN 0x0010
|
|
#define URE_TP1000_SPDWN_EN 0x0008
|
|
#define URE_EEE_SPDWN_EN 0x0001
|
|
|
|
/* PLA_GPHY_INTR_IMR */
|
|
#define URE_GPHY_STS_MSK 0x0001
|
|
#define URE_SPEED_DOWN_MSK 0x0002
|
|
#define URE_SPDWN_RXDV_MSK 0x0004
|
|
#define URE_SPDWN_LINKCHG_MSK 0x0008
|
|
|
|
/* PLA_PHYAR */
|
|
#define URE_PHYAR_PHYDATA 0x0000ffff
|
|
#define URE_PHYAR_BUSY 0x80000000
|
|
|
|
/* PLA_EEE_CR */
|
|
#define URE_EEE_RX_EN 0x0001
|
|
#define URE_EEE_TX_EN 0x0002
|
|
|
|
/* PLA_BOOT_CTRL */
|
|
#define URE_AUTOLOAD_DONE 0x0002
|
|
|
|
/* USB_USB2PHY */
|
|
#define URE_USB2PHY_SUSPEND 0x0001
|
|
#define URE_USB2PHY_L1 0x0002
|
|
|
|
/* USB_SSPHYLINK2 */
|
|
#define URE_PWD_DN_SCALE_MASK 0x3ffe
|
|
#define URE_PWD_DN_SCALE(x) ((x) << 1)
|
|
|
|
/* USB_CSR_DUMMY1 */
|
|
#define URE_DYNAMIC_BURST 0x0001
|
|
|
|
/* USB_CSR_DUMMY2 */
|
|
#define URE_EP4_FULL_FC 0x0001
|
|
|
|
/* USB_DEV_STAT */
|
|
#define URE_STAT_SPEED_MASK 0x0006
|
|
#define URE_STAT_SPEED_HIGH 0x0000
|
|
#define URE_STAT_SPEED_FULL 0x0001
|
|
|
|
/* USB_TX_AGG */
|
|
#define URE_TX_AGG_MAX_THRESHOLD 0x03
|
|
|
|
/* USB_RX_BUF_TH */
|
|
#define URE_RX_THR_SUPER 0x0c350180
|
|
#define URE_RX_THR_HIGH 0x7a120180
|
|
#define URE_RX_THR_SLOW 0xffff0180
|
|
|
|
/* USB_TX_DMA */
|
|
#define URE_TEST_MODE_DISABLE 0x00000001
|
|
#define URE_TX_SIZE_ADJUST1 0x00000100
|
|
|
|
/* USB_UPS_CTRL */
|
|
#define URE_POWER_CUT 0x0100
|
|
|
|
/* USB_PM_CTRL_STATUS */
|
|
#define URE_RESUME_INDICATE 0x0001
|
|
|
|
/* USB_USB_CTRL */
|
|
#define URE_RX_AGG_DISABLE 0x0010
|
|
#define URE_RX_ZERO_EN 0x0080
|
|
|
|
/* USB_U2P3_CTRL */
|
|
#define URE_U2P3_ENABLE 0x0001
|
|
|
|
/* USB_POWER_CUT */
|
|
#define URE_PWR_EN 0x0001
|
|
#define URE_PHASE2_EN 0x0008
|
|
|
|
/* USB_MISC_0 */
|
|
#define URE_PCUT_STATUS 0x0001
|
|
|
|
/* USB_RX_EARLY_TIMEOUT */
|
|
#define URE_COALESCE_SUPER 85000U
|
|
#define URE_COALESCE_HIGH 250000U
|
|
#define URE_COALESCE_SLOW 524280U
|
|
|
|
/* USB_WDT11_CTRL */
|
|
#define URE_TIMER11_EN 0x0001
|
|
|
|
/* USB_LPM_CTRL */
|
|
#define URE_FIFO_EMPTY_1FB 0x30
|
|
#define URE_LPM_TIMER_MASK 0x0c
|
|
#define URE_LPM_TIMER_500MS 0x04
|
|
#define URE_LPM_TIMER_500US 0x0c
|
|
#define URE_ROK_EXIT_LPM 0x02
|
|
|
|
/* USB_AFE_CTRL2 */
|
|
#define URE_SEN_VAL_MASK 0xf800
|
|
#define URE_SEN_VAL_NORMAL 0xa000
|
|
#define URE_SEL_RXIDLE 0x0100
|
|
|
|
/* OCP_ALDPS_CONFIG */
|
|
#define URE_ENPWRSAVE 0x8000
|
|
#define URE_ENPDNPS 0x0200
|
|
#define URE_LINKENA 0x0100
|
|
#define URE_DIS_SDSAVE 0x0010
|
|
|
|
/* OCP_PHY_STATUS */
|
|
#define URE_PHY_STAT_MASK 0x0007
|
|
#define URE_PHY_STAT_LAN_ON 3
|
|
#define URE_PHY_STAT_PWRDN 5
|
|
|
|
/* OCP_POWER_CFG */
|
|
#define URE_EEE_CLKDIV_EN 0x8000
|
|
#define URE_EN_ALDPS 0x0004
|
|
#define URE_EN_10M_PLLOFF 0x0001
|
|
|
|
/* OCP_EEE_CFG */
|
|
#define URE_CTAP_SHORT_EN 0x0040
|
|
#define URE_EEE10_EN 0x0010
|
|
|
|
/* OCP_DOWN_SPEED */
|
|
#define URE_EN_10M_BGOFF 0x0080
|
|
|
|
/* OCP_PHY_STATE */
|
|
#define URE_TXDIS_STATE 0x01
|
|
#define URE_ABD_STATE 0x02
|
|
|
|
/* OCP_ADC_CFG */
|
|
#define URE_CKADSEL_L 0x0100
|
|
#define URE_ADC_EN 0x0080
|
|
#define URE_EN_EMI_L 0x0040
|
|
|
|
#define URE_MCU_TYPE_PLA 0x0100
|
|
#define URE_MCU_TYPE_USB 0x0000
|