NetBSD/sys/arch/evbmips/include/intr.h
2006-04-06 06:17:32 +00:00

129 lines
4.4 KiB
C

/* $NetBSD: intr.h,v 1.8 2006/04/06 06:17:32 simonb Exp $ */
/*-
* Copyright (c) 2000, 2001 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _EVBMIPS_INTR_H_
#define _EVBMIPS_INTR_H_
#include <sys/device.h>
#include <sys/lock.h>
#include <sys/queue.h>
#define IPL_NONE 0 /* disable only this interrupt */
#define IPL_SOFT 1 /* generic software interrupts */
#define IPL_SOFTCLOCK 2 /* clock software interrupts */
#define IPL_SOFTNET 3 /* network software interrupts */
#define IPL_SOFTSERIAL 4 /* serial software interrupts */
#define IPL_BIO 5 /* disable block I/O interrupts */
#define IPL_NET 6 /* disable network interrupts */
#define IPL_TTY 7 /* disable terminal interrupts */
#define IPL_LPT IPL_TTY
#define IPL_VM IPL_TTY
#define IPL_SERIAL 7 /* disable serial interrupts */
#define IPL_CLOCK 8 /* disable clock interrupts */
#define IPL_STATCLOCK IPL_CLOCK
#define IPL_SCHED IPL_CLOCK
#define IPL_HIGH 8 /* disable all interrupts */
#define IPL_LOCK IPL_HIGH
#define _IPL_NSOFT 4 /* max soft IPL + 1 */
#define _IPL_N 9 /* max IPL + 1 */
#define _IPL_SI0_FIRST IPL_SOFT
#define _IPL_SI0_LAST IPL_SOFTCLOCK
#define _IPL_SI1_FIRST IPL_SOFTNET
#define _IPL_SI1_LAST IPL_SOFTSERIAL
#define IPL_SOFTNAMES { \
"misc", \
"clock", \
"net", \
"serial", \
}
#define IST_UNUSABLE -1 /* interrupt cannot be used */
#define IST_NONE 0 /* none (dummy) */
#define IST_PULSE 1 /* pulsed */
#define IST_EDGE 2 /* edge-triggered */
#define IST_LEVEL 3 /* level-triggered */
#define IST_LEVEL_HIGH 4 /* level triggered, active high */
#define IST_LEVEL_LOW 5 /* level triggered, active low */
#ifdef _KERNEL
extern const uint32_t ipl_sr_bits[_IPL_N];
extern const uint32_t ipl_si_to_sr[_IPL_NSOFT];
extern int _splraise(int);
extern int _spllower(int);
extern int _splset(int);
extern int _splget(int);
extern int _splnone(int);
extern int _setsoftintr(int);
extern int _clrsoftintr(int);
#define spl0() (void) _spllower(0)
#define splx(s) (void) _splset(s)
#define splsoft() _splraise(ipl_sr_bits[IPL_SOFT])
#define spllowersoftclock() _spllower(ipl_sr_bits[IPL_SOFTCLOCK])
#define splraiseipl(x) _splraise(ipl_sr_bits[x])
#include <sys/spl.h>
struct evbmips_intrhand {
LIST_ENTRY(evbmips_intrhand) ih_q;
int (*ih_func)(void *);
void *ih_arg;
int ih_irq;
};
#include <mips/softintr.h>
void evbmips_intr_init(void);
void intr_init(void);
void evbmips_iointr(uint32_t, uint32_t, uint32_t, uint32_t);
void *evbmips_intr_establish(int, int (*)(void *), void *);
void evbmips_intr_disestablish(void *);
#endif /* _KERNEL */
#endif /* ! _EVBMIPS_INTR_H_ */