532 lines
18 KiB
C
532 lines
18 KiB
C
/* Definitions to make GDB target for an ARM under RISCiX (4.3bsd).
|
||
Copyright 1986, 1987, 1989, 1991, 1993 Free Software Foundation, Inc.
|
||
|
||
This file is part of GDB.
|
||
|
||
This program is free software; you can redistribute it and/or modify
|
||
it under the terms of the GNU General Public License as published by
|
||
the Free Software Foundation; either version 2 of the License, or
|
||
(at your option) any later version.
|
||
|
||
This program is distributed in the hope that it will be useful,
|
||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
GNU General Public License for more details.
|
||
|
||
You should have received a copy of the GNU General Public License
|
||
along with this program; if not, write to the Free Software
|
||
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
||
|
||
#ifdef __STDC__ /* Forward decls for prototypes */
|
||
struct type;
|
||
struct value;
|
||
#endif
|
||
|
||
#define TARGET_BYTE_ORDER_SELECTABLE
|
||
#define TARGET_BYTE_ORDER_DEFAULT LITTLE_ENDIAN
|
||
|
||
/* IEEE format floating point */
|
||
|
||
#define IEEE_FLOAT
|
||
|
||
/* FIXME: may need a floatformat_ieee_double_bigbyte_littleword format for
|
||
BIG_ENDIAN use. -fnf */
|
||
|
||
#define TARGET_DOUBLE_FORMAT (target_byte_order == BIG_ENDIAN \
|
||
? &floatformat_ieee_double_big \
|
||
: &floatformat_ieee_double_littlebyte_bigword)
|
||
|
||
/* When reading symbols, we need to zap the low bit of the address, which
|
||
may be set to 1 for Thumb functions. */
|
||
|
||
#define SMASH_TEXT_ADDRESS(addr) ((addr) &= ~0x1)
|
||
|
||
/* Remove useless bits from addresses in a running program. */
|
||
|
||
CORE_ADDR arm_addr_bits_remove PARAMS ((CORE_ADDR));
|
||
|
||
#define ADDR_BITS_REMOVE(val) (arm_addr_bits_remove (val))
|
||
|
||
/* Offset from address of function to start of its code.
|
||
Zero on most machines. */
|
||
|
||
#define FUNCTION_START_OFFSET 0
|
||
|
||
/* Advance PC across any function entry prologue instructions
|
||
to reach some "real" code. */
|
||
|
||
extern CORE_ADDR arm_skip_prologue PARAMS ((CORE_ADDR pc));
|
||
|
||
#define SKIP_PROLOGUE(pc) { pc = arm_skip_prologue (pc); }
|
||
|
||
|
||
/* Immediately after a function call, return the saved pc.
|
||
Can't always go through the frames for this because on some machines
|
||
the new frame is not set up until the new function executes
|
||
some instructions. */
|
||
|
||
#define SAVED_PC_AFTER_CALL(frame) arm_saved_pc_after_call (frame)
|
||
struct frame_info;
|
||
extern CORE_ADDR arm_saved_pc_after_call PARAMS ((struct frame_info *));
|
||
|
||
|
||
/* I don't know the real values for these. */
|
||
#define TARGET_UPAGES UPAGES
|
||
#define TARGET_NBPG NBPG
|
||
|
||
/* Address of end of stack space. */
|
||
|
||
#define STACK_END_ADDR (0xefc00000 - (TARGET_UPAGES * TARGET_NBPG))
|
||
|
||
/* Stack grows downward. */
|
||
|
||
#define INNER_THAN <
|
||
|
||
/* Sequence of bytes for breakpoint instruction. */
|
||
|
||
/* !!!! if we're using RDP, then we're inserting breakpoints and storing
|
||
their handles instread of what was in memory. It is nice that
|
||
this is the same size as a handle - otherwise remote-rdp will
|
||
have to change. */
|
||
|
||
#define ARM_BREAKPOINT {0x11,0x00,0x00,0xe6} /* netbsd kgdb: breakpoint is undefined instruction */
|
||
#define THUMB_BREAKPOINT {0x18,0xdf} /* swi 24 */
|
||
|
||
/* The following macro has been superseded by BREAKPOINT_FOR_PC, but
|
||
is defined merely to keep mem-break.c happy. */
|
||
#define BREAKPOINT ARM_BREAKPOINT
|
||
|
||
/* BREAKPOINT_FROM_PC uses the program counter value to determine whether a
|
||
16- or 32-bit breakpoint should be used. It returns a pointer
|
||
to a string of bytes that encode a breakpoint instruction, stores
|
||
the length of the string to *lenptr, and adjusts the pc (if necessary) to
|
||
point to the actual memory location where the breakpoint should be
|
||
inserted. */
|
||
|
||
unsigned char * arm_breakpoint_from_pc PARAMS ((CORE_ADDR * pcptr, int * lenptr));
|
||
#define BREAKPOINT_FROM_PC(pcptr, lenptr) arm_breakpoint_from_pc (pcptr, lenptr)
|
||
|
||
/* Amount PC must be decremented by after a breakpoint.
|
||
This is often the number of bytes in BREAKPOINT
|
||
but not always. */
|
||
|
||
#define DECR_PC_AFTER_BREAK 0
|
||
|
||
/* Nonzero if instruction at PC is a return instruction. */
|
||
|
||
#define ABOUT_TO_RETURN(pc) \
|
||
((read_memory_integer(pc, 4) & 0x0fffffff == 0x01b0f00e) || \
|
||
(read_memory_integer(pc, 4) & 0x0ffff800 == 0x09eba800))
|
||
|
||
/* code to execute to print interesting information about the
|
||
* floating point processor (if any)
|
||
* No need to define if there is nothing to do.
|
||
*/
|
||
#define FLOAT_INFO { arm_float_info (); }
|
||
|
||
/* Say how long (ordinary) registers are. This is a piece of bogosity
|
||
used in push_word and a few other places; REGISTER_RAW_SIZE is the
|
||
real way to know how big a register is. */
|
||
|
||
#define REGISTER_SIZE 4
|
||
|
||
/* Number of machine registers */
|
||
|
||
/* Note: I make a fake copy of the pc in register 25 (calling it ps) so
|
||
that I can clear the status bits from pc (register 15) */
|
||
|
||
#define NUM_REGS 26
|
||
|
||
/* Initializer for an array of names of registers.
|
||
There should be NUM_REGS strings in this initializer. */
|
||
|
||
#define ORIGINAL_REGISTER_NAMES \
|
||
{ "a1", "a2", "a3", "a4", /* 0 1 2 3 */ \
|
||
"v1", "v2", "v3", "v4", /* 4 5 6 7 */ \
|
||
"v5", "v6", "sl", "fp", /* 8 9 10 11 */ \
|
||
"ip", "sp", "lr", "pc", /* 12 13 14 15 */ \
|
||
"f0", "f1", "f2", "f3", /* 16 17 18 19 */ \
|
||
"f4", "f5", "f6", "f7", /* 20 21 22 23 */ \
|
||
"fps","ps" } /* 24 25 */
|
||
|
||
/* These names are the ones which gcc emits, and
|
||
I find them less confusing. Toggle between them
|
||
using the `othernames' command. */
|
||
|
||
/*
|
||
* NetBSD/arm32 does not use r10 as a stack limit as the
|
||
* stack is extendable by faulting in new stack pages.
|
||
* Instead it is used for GOT referencing with PIC
|
||
*/
|
||
|
||
#define ADDITIONAL_REGISTER_NAMES \
|
||
{ "r0", "r1", "r2", "r3", /* 0 1 2 3 */ \
|
||
"r4", "r5", "r6", "r7", /* 4 5 6 7 */ \
|
||
"r8", "r9", "r10","fp", /* 8 9 10 11 */ \
|
||
"ip", "sp", "lr", "pc", /* 12 13 14 15 */ \
|
||
"f0", "f1", "f2", "f3", /* 16 17 18 19 */ \
|
||
"f4", "f5", "f6", "f7", /* 20 21 22 23 */ \
|
||
"fps","ps" } /* 24 25 */
|
||
|
||
#define REGISTER_NAMES ADDITIONAL_REGISTER_NAMES
|
||
#ifndef REGISTER_NAMES
|
||
#define REGISTER_NAMES ORIGINAL_REGISTER_NAMES
|
||
#endif
|
||
|
||
/* Register numbers of various important registers.
|
||
Note that some of these values are "real" register numbers,
|
||
and correspond to the general registers of the machine,
|
||
and some are "phony" register numbers which are too large
|
||
to be actual register numbers as far as the user is concerned
|
||
but do serve to get the desired values when passed to read_register. */
|
||
|
||
#define A1_REGNUM 0 /* first integer-like argument */
|
||
#define A4_REGNUM 3 /* last integer-like argument */
|
||
#define AP_REGNUM 11
|
||
#define FP_REGNUM 11 /* Contains address of executing stack frame */
|
||
#define SP_REGNUM 13 /* Contains address of top of stack */
|
||
#define LR_REGNUM 14 /* address to return to from a function call */
|
||
#define PC_REGNUM 15 /* Contains program counter */
|
||
#define F0_REGNUM 16 /* first floating point register */
|
||
#define F3_REGNUM 19 /* last floating point argument register */
|
||
#define F7_REGNUM 23 /* last floating point register */
|
||
#define FPS_REGNUM 24 /* floating point status register */
|
||
#define PS_REGNUM 25 /* Contains processor status */
|
||
|
||
#define THUMB_FP_REGNUM 7 /* R7 is frame register on Thumb */
|
||
|
||
#define ARM_NUM_ARG_REGS 4
|
||
#define ARM_LAST_ARG_REGNUM A4_REGNUM
|
||
#define ARM_NUM_FP_ARG_REGS 4
|
||
#define ARM_LAST_FP_ARG_REGNUM F3_REGNUM
|
||
|
||
/* Instruction condition field values. */
|
||
#define INST_EQ 0x0
|
||
#define INST_NE 0x1
|
||
#define INST_CS 0x2
|
||
#define INST_CC 0x3
|
||
#define INST_MI 0x4
|
||
#define INST_PL 0x5
|
||
#define INST_VS 0x6
|
||
#define INST_VC 0x7
|
||
#define INST_HI 0x8
|
||
#define INST_LS 0x9
|
||
#define INST_GE 0xa
|
||
#define INST_LT 0xb
|
||
#define INST_GT 0xc
|
||
#define INST_LE 0xd
|
||
#define INST_AL 0xe
|
||
#define INST_NV 0xf
|
||
|
||
#define FLAG_N 0x80000000
|
||
#define FLAG_Z 0x40000000
|
||
#define FLAG_C 0x20000000
|
||
#define FLAG_V 0x10000000
|
||
|
||
|
||
|
||
/* Total amount of space needed to store our copies of the machine's
|
||
register state, the array `registers'. */
|
||
#define REGISTER_BYTES (16*4 + 12*8 + 4 + 4)
|
||
|
||
/* Index within `registers' of the first byte of the space for
|
||
register N. */
|
||
|
||
#define REGISTER_BYTE(N) (((N) < F0_REGNUM) ? (N)*4 : \
|
||
(((N) < PS_REGNUM) ? 16*4 + ((N) - 16)*12 : \
|
||
16*4 + 8*12 + ((N) - FPS_REGNUM) * 4))
|
||
|
||
/* Number of bytes of storage in the actual machine representation
|
||
for register N. On the vax, all regs are 4 bytes. */
|
||
|
||
#define REGISTER_RAW_SIZE(N) (((N) < F0_REGNUM || (N) >= FPS_REGNUM) ? 4 : 12)
|
||
|
||
/* Number of bytes of storage in the program's representation
|
||
for register N. On the vax, all regs are 4 bytes. */
|
||
|
||
#define REGISTER_VIRTUAL_SIZE(N) (((N) < F0_REGNUM || (N) >= FPS_REGNUM) ? 4 : 8)
|
||
|
||
/* Largest value REGISTER_RAW_SIZE can have. */
|
||
|
||
#define MAX_REGISTER_RAW_SIZE 12
|
||
|
||
/* Largest value REGISTER_VIRTUAL_SIZE can have. */
|
||
|
||
#define MAX_REGISTER_VIRTUAL_SIZE 8
|
||
|
||
/* Nonzero if register N requires conversion
|
||
from raw format to virtual format. */
|
||
#define REGISTER_CONVERTIBLE(N) ((unsigned)(N) - F0_REGNUM < 8)
|
||
|
||
/* Convert data from raw format for register REGNUM in buffer FROM
|
||
to virtual format with type TYPE in buffer TO. */
|
||
|
||
#define REGISTER_CONVERT_TO_VIRTUAL(REGNUM,TYPE,FROM,TO) \
|
||
{ \
|
||
double val; \
|
||
convert_from_extended ((FROM), &val); \
|
||
store_floating ((TO), TYPE_LENGTH (TYPE), val); \
|
||
}
|
||
|
||
/* Convert data from virtual format with type TYPE in buffer FROM
|
||
to raw format for register REGNUM in buffer TO. */
|
||
|
||
#define REGISTER_CONVERT_TO_RAW(TYPE,REGNUM,FROM,TO) \
|
||
{ \
|
||
double val = extract_floating ((FROM), TYPE_LENGTH (TYPE)); \
|
||
convert_to_extended (&val, (TO)); \
|
||
}
|
||
/* Return the GDB type object for the "standard" data type
|
||
of data in register N. */
|
||
|
||
#define REGISTER_VIRTUAL_TYPE(N) \
|
||
(((unsigned)(N) - F0_REGNUM) < 8 ? builtin_type_double : builtin_type_int)
|
||
|
||
/* The system C compiler uses a similar structure return convention to gcc */
|
||
|
||
#define USE_STRUCT_CONVENTION(gcc_p, type) (TYPE_LENGTH (type) > 4)
|
||
|
||
/* Store the address of the place in which to copy the structure the
|
||
subroutine will return. This is called from call_function. */
|
||
|
||
#define STORE_STRUCT_RETURN(ADDR, SP) \
|
||
{ write_register (0, (ADDR)); }
|
||
|
||
/* Extract from an array REGBUF containing the (raw) register state
|
||
a function return value of type TYPE, and copy that, in virtual format,
|
||
into VALBUF. */
|
||
|
||
#define EXTRACT_RETURN_VALUE(TYPE,REGBUF,VALBUF) \
|
||
if (TYPE_CODE (TYPE) == TYPE_CODE_FLT) \
|
||
convert_from_extended(REGBUF + REGISTER_BYTE (F0_REGNUM), VALBUF); \
|
||
else \
|
||
memcpy (VALBUF, REGBUF, TYPE_LENGTH (TYPE))
|
||
|
||
/* Write into appropriate registers a function return value
|
||
of type TYPE, given in virtual format. */
|
||
|
||
#define STORE_RETURN_VALUE(TYPE,VALBUF) \
|
||
if (TYPE_CODE (TYPE) == TYPE_CODE_FLT) { \
|
||
char _buf[MAX_REGISTER_RAW_SIZE]; \
|
||
convert_to_extended(VALBUF, _buf); \
|
||
write_register_bytes (REGISTER_BYTE (F0_REGNUM), _buf, MAX_REGISTER_RAW_SIZE); \
|
||
} else \
|
||
write_register_bytes (0, VALBUF, TYPE_LENGTH (TYPE))
|
||
|
||
/* Extract from an array REGBUF containing the (raw) register state
|
||
the address in which a function should return its structure value,
|
||
as a CORE_ADDR (or an expression that can be used as one). */
|
||
|
||
#define EXTRACT_STRUCT_VALUE_ADDRESS(REGBUF) (*(int *)(REGBUF))
|
||
|
||
/* Specify that for the native compiler variables for a particular
|
||
lexical context are listed after the beginning LBRAC instead of
|
||
before in the executables list of symbols. */
|
||
#define VARIABLES_INSIDE_BLOCK(desc, gcc_p) (!(gcc_p))
|
||
|
||
|
||
/* Define other aspects of the stack frame.
|
||
We keep the offsets of all saved registers, 'cause we need 'em a lot!
|
||
We also keep the current size of the stack frame, and the offset of
|
||
the frame pointer from the stack pointer (for frameless functions, and
|
||
when we're still in the prologue of a function with a frame) */
|
||
|
||
#define EXTRA_FRAME_INFO \
|
||
struct frame_saved_regs fsr; \
|
||
int framesize; \
|
||
int frameoffset; \
|
||
int framereg;
|
||
|
||
extern void arm_init_extra_frame_info PARAMS ((struct frame_info *fi));
|
||
#define INIT_EXTRA_FRAME_INFO(fromleaf, fi) arm_init_extra_frame_info (fi)
|
||
|
||
/* Return the frame address. On ARM, it is R11; on Thumb it is R7. */
|
||
CORE_ADDR arm_target_read_fp PARAMS ((void));
|
||
#define TARGET_READ_FP() arm_target_read_fp ()
|
||
|
||
/* Describe the pointer in each stack frame to the previous stack frame
|
||
(its caller). */
|
||
|
||
/* FRAME_CHAIN takes a frame's nominal address
|
||
and produces the frame's chain-pointer.
|
||
|
||
However, if FRAME_CHAIN_VALID returns zero,
|
||
it means the given frame is the outermost one and has no caller. */
|
||
|
||
#define FRAME_CHAIN(thisframe) (CORE_ADDR) arm_frame_chain (thisframe)
|
||
extern CORE_ADDR arm_frame_chain PARAMS ((struct frame_info *));
|
||
|
||
#define LOWEST_PC 0x20 /* the first 0x20 bytes are the trap vectors. */
|
||
|
||
/*#define FRAME_CHAIN(thisframe) \
|
||
((thisframe)->pc >= LOWEST_PC ? \
|
||
read_memory_integer ((thisframe)->frame - 12, 4) :\
|
||
0)*/
|
||
|
||
#define FRAME_CHAIN_VALID(chain, thisframe) \
|
||
(chain != 0 && (FRAME_SAVED_PC (thisframe) >= LOWEST_PC))
|
||
|
||
/* Define other aspects of the stack frame. */
|
||
|
||
/* A macro that tells us whether the function invocation represented
|
||
by FI does not have a frame on the stack associated with it. If it
|
||
does not, FRAMELESS is set to 1, else 0. */
|
||
#define FRAMELESS_FUNCTION_INVOCATION(FI, FRAMELESS) \
|
||
{ \
|
||
CORE_ADDR func_start, after_prologue; \
|
||
func_start = (get_pc_function_start ((FI)->pc) + \
|
||
FUNCTION_START_OFFSET); \
|
||
after_prologue = func_start; \
|
||
SKIP_PROLOGUE (after_prologue); \
|
||
(FRAMELESS) = (after_prologue == func_start); \
|
||
}
|
||
|
||
/* Saved Pc. */
|
||
|
||
#define FRAME_SAVED_PC(FRAME) arm_frame_saved_pc (FRAME)
|
||
extern CORE_ADDR arm_frame_saved_pc PARAMS ((struct frame_info *));
|
||
|
||
#define FRAME_ARGS_ADDRESS(fi) (fi->frame)
|
||
|
||
#define FRAME_LOCALS_ADDRESS(fi) ((fi)->frame)
|
||
|
||
/* Return number of args passed to a frame.
|
||
Can return -1, meaning no way to tell. */
|
||
|
||
#define FRAME_NUM_ARGS(numargs, fi) (numargs = -1)
|
||
|
||
/* Return number of bytes at start of arglist that are not really args. */
|
||
|
||
#define FRAME_ARGS_SKIP 0
|
||
|
||
/* Put here the code to store, into a struct frame_saved_regs,
|
||
the addresses of the saved registers of frame described by FRAME_INFO.
|
||
This includes special registers such as pc and fp saved in special
|
||
ways in the stack frame. sp is even more special:
|
||
the address we return for it IS the sp for the next frame. */
|
||
|
||
struct frame_saved_regs;
|
||
struct frame_info;
|
||
void frame_find_saved_regs PARAMS((struct frame_info *fi,
|
||
struct frame_saved_regs *fsr));
|
||
|
||
#define FRAME_FIND_SAVED_REGS(frame_info, frame_saved_regs) \
|
||
arm_frame_find_saved_regs (frame_info, &(frame_saved_regs));
|
||
|
||
|
||
/* Things needed for making the inferior call functions. */
|
||
|
||
#define PUSH_ARGUMENTS(nargs, args, sp, struct_return, struct_addr) \
|
||
sp = arm_push_arguments ((nargs), (args), (sp), (struct_return), (struct_addr))
|
||
extern CORE_ADDR
|
||
arm_push_arguments PARAMS ((int, struct value **, CORE_ADDR, int, CORE_ADDR));
|
||
|
||
/* Push an empty stack frame, to record the current PC, etc. */
|
||
|
||
void arm_push_dummy_frame PARAMS ((void));
|
||
|
||
#define PUSH_DUMMY_FRAME arm_push_dummy_frame ()
|
||
|
||
/* Discard from the stack the innermost frame, restoring all registers. */
|
||
|
||
void arm_pop_frame PARAMS ((void));
|
||
|
||
#define POP_FRAME arm_pop_frame ()
|
||
|
||
#if 0
|
||
#define PUSH_DUMMY_FRAME \
|
||
{ \
|
||
register CORE_ADDR sp = read_register (SP_REGNUM); \
|
||
register int regnum; \
|
||
/* opcode for stmdb fp!, {r4-r10, fp, ip, lr, pc} */ \
|
||
sp = push_word (sp, 0xe92bdff0); /* dummy return_data_save ins */ \
|
||
/* push a pointer to the dummy instruction minus 12 */ \
|
||
sp = push_word (sp, read_register (SP_REGNUM) - 16); \
|
||
sp = push_word (sp, read_register (PC_REGNUM)); \
|
||
sp = push_word (sp, read_register (SP_REGNUM)); \
|
||
sp = push_word (sp, read_register (FP_REGNUM)); \
|
||
for (regnum = 10; regnum >= 4; regnum--) \
|
||
sp = push_word (sp, read_register (regnum)); \
|
||
write_register (FP_REGNUM, read_register (SP_REGNUM) - 8); \
|
||
write_register (SP_REGNUM, sp); \
|
||
}
|
||
|
||
/* Discard from the stack the innermost frame, restoring all registers. */
|
||
|
||
#define POP_FRAME \
|
||
{ \
|
||
register CORE_ADDR fp = read_register (FP_REGNUM); \
|
||
register unsigned long return_data_save = \
|
||
read_memory_integer (ADDR_BITS_REMOVE (read_memory_integer (fp, 4)) \
|
||
- 12, 4); \
|
||
register int regnum; \
|
||
write_register (PC_REGNUM, read_memory_integer (fp - 4, 4)); \
|
||
write_register (SP_REGNUM, read_memory_integer (fp - 8, 4)); \
|
||
write_register (FP_REGNUM, read_memory_integer (fp - 12, 4)); \
|
||
fp -= 12; \
|
||
for (regnum = 10; regnum >= 4; regnum--) \
|
||
if (return_data_save & (1 << regnum)) \
|
||
{ \
|
||
fp -= 4; \
|
||
write_register (regnum, read_memory_integer (fp, 4)); \
|
||
} \
|
||
flush_cached_frames (); \
|
||
}
|
||
#endif
|
||
|
||
/* This sequence of words is the instructions. We use this rather than bl
|
||
becuase the code segment may not be reachable from the stack.
|
||
|
||
ldmia sp!, {r0-r3}
|
||
mov lr, pc
|
||
ldr pc, . + 8
|
||
Breakpoint
|
||
<address to call>
|
||
|
||
Note this is 20 bytes. */
|
||
|
||
#define CALL_DUMMY {0xe8bd000f, 0xe1a0e00f, 0xe59ff000, 0xe6000011, 0}
|
||
|
||
#define CALL_DUMMY_START_OFFSET 0 /* Start execution at beginning of dummy */
|
||
|
||
/* Insert the specified number of args and function address
|
||
into a call sequence of the above form stored at DUMMYNAME. */
|
||
|
||
#define FIX_CALL_DUMMY(dummyname, pc, fun, nargs, args, type, gcc_p) \
|
||
{ \
|
||
register enum type_code code = TYPE_CODE (type); \
|
||
register nargs_in_registers, struct_return = 0; \
|
||
/* fix the load-arguments mask to move the first 4 or less arguments \
|
||
into a1-a4 but make sure the structure return address in a1 is \
|
||
not disturbed if the function is returning a structure */ \
|
||
if ((code == TYPE_CODE_STRUCT \
|
||
|| code == TYPE_CODE_UNION \
|
||
|| code == TYPE_CODE_ARRAY) \
|
||
&& TYPE_LENGTH (type) > 4) \
|
||
{ \
|
||
nargs_in_registers = min(nargs + 1, 4); \
|
||
struct_return = 1; \
|
||
} \
|
||
else \
|
||
nargs_in_registers = min(nargs, 4); \
|
||
*(char *) dummyname = (1 << nargs_in_registers) - 1 - struct_return; \
|
||
*(int *)((char *) dummyname + 16) = fun; \
|
||
}
|
||
|
||
|
||
CORE_ADDR arm_get_next_pc PARAMS ((CORE_ADDR));
|
||
|
||
/* Function to determine whether MEMADDR is in a Thumb function. */
|
||
extern int arm_pc_is_thumb PARAMS ((bfd_vma memaddr));
|
||
|
||
/* Function to determine whether MEMADDR is in a call dummy called from
|
||
a Thumb function. */
|
||
extern int arm_pc_is_thumb_dummy PARAMS ((bfd_vma memaddr));
|
||
|
||
/*
|
||
* ARM processors don't have any single step facility
|
||
* and the NetBSD/arm32 kernel does not simulate one.
|
||
*/
|
||
|
||
#define NO_SINGLE_STEP 1
|