131 lines
4.2 KiB
C
131 lines
4.2 KiB
C
/* $NetBSD: tx39timerreg.h,v 1.2 1999/12/22 15:35:35 uch Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1999, by UCHIYAMA Yasushi
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. The name of the developer may NOT be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
*/
|
|
/*
|
|
* Toshiba TX3912/3922 Timer module
|
|
*/
|
|
|
|
#define TX39_TIMERRTCHI_REG 0x140
|
|
#define TX39_TIMERRTCLO_REG 0x144
|
|
#define TX39_TIMERALARMHI_REG 0x148
|
|
#define TX39_TIMERALARMLO_REG 0x14C
|
|
#define TX39_TIMERCONTROL_REG 0x150
|
|
#define TX39_TIMERPERIODIC_REG 0x154
|
|
|
|
/* Periodic timer (1.15MHz) */
|
|
#ifdef TX391X
|
|
/*
|
|
* TX3912 base clock is 36.864MHz
|
|
*/
|
|
#define TX39_TIMERCLK 1152000
|
|
#endif
|
|
#ifdef TX392X
|
|
/*
|
|
* TX3922 base clock seems to be 32.25MHz (Telios)
|
|
*/
|
|
#define TX39_TIMERCLK 1007812
|
|
#endif
|
|
|
|
/* Real timer clock (32.768kHz) */
|
|
#define TX39_RTCLOCK 32768
|
|
|
|
/*
|
|
* RTC Register High/Low
|
|
*/
|
|
/* R */
|
|
#define TX39_TIMERRTCHI_SHIFT 0
|
|
#ifdef TX391X
|
|
#define TX39_TIMERRTCHI_MASK 0xff
|
|
#endif /* TX391X */
|
|
#ifdef TX392X
|
|
#define TX39_TIMERRTCHI_MASK 0x7ff
|
|
#endif /* TX392X */
|
|
|
|
#define TX39_TIMERRTCHI(cr) \
|
|
(((cr) >> TX39_TIMERRTCHI_SHIFT) & \
|
|
TX39_TIMERRTCHI_MASK)
|
|
|
|
/*
|
|
* Alarm Register High/Low
|
|
*/
|
|
/* R/W */
|
|
#ifdef TX391X
|
|
#define TX39_TIMERALARMHI_SHIFT 0
|
|
#define TX39_TIMERALARMHI_MASK 0xff
|
|
#define TX39_TIMERALARMHI(cr) \
|
|
(((cr) >> TX39_TIMERALARMHI_SHIFT) & \
|
|
TX39_TIMERALARMHI_MASK)
|
|
#define TX39_TIMERALARMHI_SET(cr, val) \
|
|
((cr) | (((val) << TX39_TIMERALARMHI_SHIFT) & \
|
|
(TX39_TIMERALARMHI_MASK << TX39_TIMERALARMHI_SHIFT)))
|
|
#endif /* TX391X */
|
|
#ifdef TX392X
|
|
#define TX39_TIMERALARMHI_SHIFT 0
|
|
#define TX39_TIMERALARMHI_MASK 0x7ff
|
|
#define TX39_TIMERALARMHI(cr) \
|
|
(((cr) >> TX39_TIMERALARMHI_SHIFT) & \
|
|
TX39_TIMERALARMHI_MASK)
|
|
#define TX39_TIMERALARMHI_SET(cr, val) \
|
|
((cr) | (((val) << TX39_TIMERALARMHI_SHIFT) & \
|
|
(TX39_TIMERALARMHI_MASK << TX39_TIMERALARMHI_SHIFT)))
|
|
#endif /* TX392X */
|
|
/*
|
|
* Timer Control Register
|
|
*/
|
|
#define TX39_TIMERCONTROL_FREEZEPRE 0x00000080
|
|
#define TX39_TIMERCONTROL_FREEZERTC 0x00000040
|
|
#define TX39_TIMERCONTROL_FREEZETIMER 0x00000020
|
|
#define TX39_TIMERCONTROL_ENPERTIMER 0x00000010
|
|
#define TX39_TIMERCONTROL_RTCCLR 0x00000008
|
|
#define TX39_TIMERCONTROL_TESTCMS 0x00000004 /* Don't set */
|
|
#define TX39_TIMERCONTROL_ENTESTCLK 0x00000002 /* Don't set */
|
|
#define TX39_TIMERCONTROL_ENRTCTST 0x00000001
|
|
|
|
/*
|
|
* Periodic Timer Register
|
|
*/
|
|
/* R */
|
|
#define TX39_TIMERPERIODIC_PERCNT_SHIFT 15
|
|
#define TX39_TIMERPERIODIC_PERCNT_MASK 0xffff
|
|
#define TX39_TIMERPERIODIC_PERCNT(cr) \
|
|
(((cr) >> TX39_TIMERPERIODIC_PERCNT_SHIFT) & \
|
|
TX39_TIMERPERIODIC_PERCNT_MASK)
|
|
/* R/W */
|
|
#define TX39_TIMERPERIODIC_PERVAL_SHIFT 0
|
|
#define TX39_TIMERPERIODIC_PERVAL_MASK 0xffff
|
|
#define TX39_TIMERPERIODIC_PERVAL(cr) \
|
|
(((cr) >> TX39_TIMERPERIODIC_PERVAL_SHIFT) & \
|
|
TX39_TIMERPERIODIC_PERVAL_MASK)
|
|
#define TX39_TIMERPERIODIC_PERVAL_SET(cr, val) \
|
|
((cr) | (((val) << TX39_TIMERPERIODIC_PERVAL_SHIFT) & \
|
|
(TX39_TIMERPERIODIC_PERVAL_MASK << TX39_TIMERPERIODIC_PERVAL_SHIFT)))
|
|
#define TX39_TIMERPERIODIC_PERVAL_CLR(cr) ((cr) &= \
|
|
~(TX39_TIMERPERIODIC_PERVAL_MASK << TX39_TIMERPERIODIC_PERVAL_SHIFT))
|
|
#define TX39_TIMERPERIODIC_INTRRATE(val) \
|
|
((val) + 1)/TX39_TIMERCLK /* unit:Hz */
|
|
|