8c29324cc7
Kernel configuration with multi-processor support.
1998-09-27 15:10:25 +00:00
a965fe73b1
Add support for the TFL LAN Inc. E410/E420 PDS cards. Based on code
...
from Ken Nakata in PR 6199, which was in turn derived from code from
Haru Maruyama <h-maru @ da2.so-net.ne.jp>.
1998-09-27 14:39:11 +00:00
0a090af2c7
Add `ldstub()'.
1998-09-27 14:32:14 +00:00
e6ce8bcfc7
sparc spin lock functions.
1998-09-27 14:31:18 +00:00
b7f86e40fa
The smallest positive normalized number in extended precision is 2^-16383.
...
Underflow handling is different from i387.
1998-09-27 04:54:49 +00:00
463301afbf
Use common date conversion functions - not runtime efficient, but
...
brain-efficient...
1998-09-26 21:02:56 +00:00
1826b0bca2
Use the RTC chip as time-of-year clock, as the PROM console and Ultrix do.
1998-09-26 20:59:42 +00:00
0a1a6fb7e0
This file is no longer used
1998-09-26 20:51:45 +00:00
166c2a5fa5
fix typo
1998-09-26 20:15:59 +00:00
9f352b7e15
Stop all other CPUs upon entering a debugger.
1998-09-26 20:14:48 +00:00
01e64c640c
Implement mp_pause_cpus() and mp_resume_cpus(): pause and resume all
...
CPUs except the one running this code.
1998-09-26 20:13:56 +00:00
6ad3a051e8
mp_{pause,resume,halt}_cpu() prototypes.
1998-09-26 20:12:06 +00:00
6eb98a7967
4/NPTEPG is 0. This is a very old editing error.
1998-09-26 19:26:58 +00:00
029ab07a4d
delint
1998-09-26 19:21:19 +00:00
8ddcd514a6
Use CPU start function in obp.c
1998-09-26 19:09:56 +00:00
fe1cf94b9f
Add wrappers for PROM's CPU start/stop functions.
1998-09-26 19:08:09 +00:00
a89a10c394
Add file obp.c
1998-09-26 19:06:47 +00:00
43c1cb852c
Move PROM interface prototypes into openprom.h
...
Use the `openprom_addr' structure for passing around physical addresses.
1998-09-26 18:20:19 +00:00
09a4cf6caa
Move PROM interface routines into their own file.
1998-09-26 18:15:34 +00:00
d208510692
Add support for AdvanSys Ultra Wide boards
1998-09-26 16:38:43 +00:00
87fab23d68
make it compile with DEBUG
1998-09-26 10:07:36 +00:00
b356238b16
Add one more new MIPS processor PRid 0x30 for IDT RC64474/64475. These
...
are successors of RC4640/RC4650, but fully brewed MIPS, then capable of
running NetBSD/mips.
1998-09-26 08:16:38 +00:00
7af1966350
Regenerate from podules.
1998-09-26 03:30:50 +00:00
3da75bb55d
Update the list of MIPS processor revision ID. PRids of Toshiba TX3900
...
and QED R4650 comflict each other.
1998-09-26 03:29:37 +00:00
a96d8e733a
Add EESOX manufacturer ID and SCSI2 podule ID.
1998-09-26 03:29:36 +00:00
2c50ec242f
Add basic interprocessor interrupt sending and receiving code. Current
...
IPI functions: HALT, IMB, TBIA, TBIAP.
XXX HALT is not yet implemented, it's just a stub.
1998-09-26 00:03:51 +00:00
78d445810b
Add an interprocessor interrupt bitmask to the cpu_softc, and publicize
...
the cpus[] array.
1998-09-26 00:01:17 +00:00
1f4921edce
- Oops, forgot to initalize the cpu_softc simplelock.
...
- Add yet another debugging printf.
1998-09-26 00:00:33 +00:00
e2aa38459c
Implement atomic quadword load-and-latch.
1998-09-25 23:59:42 +00:00
01c75223d7
Minor style tweaks.
1998-09-25 22:06:33 +00:00
eb8de83739
`eccmemctl' inadvertently got into the `mandatory' list.
1998-09-25 11:40:16 +00:00
d3ce2be01c
Don't bother printing the message from the secondary console. All it is
...
is basically the acknowledgement of the START command. Print the idle
USPACE address for now. Use the alias "apcb_backup_ksp" when setting the
backup kernel stack pointer in the secondary's boot HWPCB.
1998-09-25 03:23:50 +00:00
57e656b2ec
The processor unique value in the PCB is used as a backup kernel stack
...
pointer when booting secondary CPUs. Add an alias for it.
1998-09-25 03:21:31 +00:00
3ea9247ac8
GENERIC config file + MULTIPROCESSOR + some debugging stuff.
1998-09-25 00:46:09 +00:00
fcb0203141
First-cut at code to spin up secondary processors on a multiprocessor
...
Alpha system, conditional on MULTIPROCESSOR.
NOTE: This does not yet work completely. The secondary CPU begins the
boot process, but never makes it into the cpu spinup trampoline. This
is merely a snapshot of a work-in-progress.
1998-09-24 23:28:17 +00:00
feb1d22dcc
NCPU > 1 -> MULTIPROCESSOR
1998-09-24 23:00:43 +00:00
3cde5f5817
Machine-dependent spin lock operations for Alpha, included if MULTIPROCESSOR
...
is specified.
1998-09-24 22:32:35 +00:00
91a031471d
Implement atomic test-and-set for longwords (32-bit).
1998-09-24 22:22:07 +00:00
1b04ff4897
Make prom_enter() and prom_leave() public.
1998-09-24 21:18:13 +00:00
ba6d13d876
Use the primary CPU ID on console_restart(), not hard-coded 0.
1998-09-24 21:12:43 +00:00
27569e4050
Initialize pointer to the boot CPU's interrupt register.
1998-09-24 20:38:43 +00:00
831354d6de
Add `intreg' cpuinfo offset.
1998-09-24 20:37:17 +00:00
e43333b7e7
Move if_ade* from alpha/pci/ to alpha/a12/
1998-09-24 05:36:05 +00:00
09c3723e08
Put back ahc and bha scsi HBA driver configs.
1998-09-24 05:33:41 +00:00
81ea242049
Fix include path, these days a12 header files are in alpha/a12.
1998-09-24 05:32:52 +00:00
ec4de2679b
Track tfs -> ustarfs change.
1998-09-24 05:23:58 +00:00
c69dbb3c28
Actually, yes we do know what the rpb_restart entry point is used for,
...
so delete some #if 0'd code.
1998-09-24 03:39:24 +00:00
7521c309df
When setting up the hwrpb for restarts, use the primary CPU ID from the
...
hwrpb.
1998-09-24 00:30:19 +00:00
7df5ebc392
"Gee, there was already a function to do that."
1998-09-23 22:02:21 +00:00
53d42701b5
Implement a function to recompute the HWRPB checksum.
1998-09-23 21:51:04 +00:00
pk