for which the CPU caches and main memory should be synchronised.
This uses the ARM32_SYNC_ICACHE op to sysarch() to ensure that the processor instruction cache is in sync with main memory and the data cache.