Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
36,635 Commits 606 Branches 0 Tags 3.1 GiB
Commit Graph

2 Commits

Author SHA1 Message Date
mark 1faaf2ab5b Updated to actually pass an address and length of the virtual memory area 
for which the CPU caches and main memory should be synchronised.
 1997-02-10 03:20:48 +00:00
mark a081235d88 Initial commit of the arm32_sync_icache() function in libarm32. 
This uses the ARM32_SYNC_ICACHE op to sysarch() to ensure that the processor
instruction cache is in sync with main memory and the data cache.
 1996-10-15 23:01:41 +00:00