Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix a typo in a comment

This commit is contained in:
kamil 2019-04-11 11:23:51 +00:00
parent 80a0f04c44
commit f0e5d8d3d5
2 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sys/arch/riscv/include/locore.h
View File

@ -1,4 +1,4 @@
/* $NetBSD: locore.h,v 1.3 2017/03/16 16:13:21 chs Exp $ */
/* $NetBSD: locore.h,v 1.4 2019/04/11 11:23:51 kamil Exp $ */
/*-
* Copyright (c) 2014 The NetBSD Foundation, Inc.
* All rights reserved.
@ -77,7 +77,7 @@ struct trapframe {
#define tf_t6 tf_reg[_X_T6]
};
// For COMPAT_NETBDS32 coredumps
// For COMPAT_NETBSD32 coredumps
struct trapframe32 {
struct reg32 tf_regs;
register32_t tf_badaddr;

5
sys/dev/ic/mc6854reg.h
View File

@ -1,4 +1,4 @@
/* $NetBSD: mc6854reg.h,v 1.1 2001/09/10 23:41:49 bjh21 Exp $ */
/* $NetBSD: mc6854reg.h,v 1.2 2019/04/11 11:25:33 kamil Exp $ */
/*
* Ben Harris, 2001
@ -23,7 +23,7 @@
#define MC6854_SR2 1 /* Status Register #2 (R) */
#define MC6854_RXFIFO 2 /* Receiver FIFO (R) */
/* Control Regsiter #1 bits */
/* Control Register #1 bits */
#define MC6854_CR1_AC 0x01 /* Address Control */
#define MC6854_CR1_RIE 0x02 /* Receiver Interrupt Enable */
#define MC6854_CR1_TIE 0x04 /* Transmitter Interrupt Enable */
@ -100,4 +100,3 @@
#define MC6854_SR2_RDA 0x80 /* Receiver Data Available */
#define MC6854_SR2_BITS "\20\1AP\2FV\3RX_IDLE\4RXABT\5ERR\6NDCD\7OVRN\10RDA"