Device driver for the Quality Semiconductor QS6612 PHY, found in
SMC EtherPower-II cards.
This commit is contained in:
thorpej
parent
6bae1a0bea
commit
e8e237ffc6
|
|
@ -0,0 +1,361 @@
|
|||
/* $NetBSD: qsphy.c,v 1.1 1998/08/11 00:01:03 thorpej Exp $ */
|
||||
|
||||
/*-
|
||||
* Copyright (c) 1998 The NetBSD Foundation, Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
* This code is derived from software contributed to The NetBSD Foundation
|
||||
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
|
||||
* NASA Ames Research Center.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* 3. All advertising materials mentioning features or use of this software
|
||||
* must display the following acknowledgement:
|
||||
* This product includes software developed by the NetBSD
|
||||
* Foundation, Inc. and its contributors.
|
||||
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
||||
* contributors may be used to endorse or promote products derived
|
||||
* from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
||||
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
||||
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
||||
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
||||
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
/*
|
||||
* Copyright (c) 1997 Manuel Bouyer. All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* 3. All advertising materials mentioning features or use of this software
|
||||
* must display the following acknowledgement:
|
||||
* This product includes software developed by Manuel Bouyer.
|
||||
* 4. The name of the author may not be used to endorse or promote products
|
||||
* derived from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
||||
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
||||
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||||
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||||
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||||
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||||
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
||||
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
/*
|
||||
* driver for Quality Semiconductor's QS6612 ethernet 10/100 PHY
|
||||
* datasheet from www.qualitysemi.com
|
||||
*/
|
||||
|
||||
#include <sys/param.h>
|
||||
#include <sys/systm.h>
|
||||
#include <sys/kernel.h>
|
||||
#include <sys/device.h>
|
||||
#include <sys/malloc.h>
|
||||
#include <sys/socket.h>
|
||||
|
||||
#include <net/if.h>
|
||||
#include <net/if_media.h>
|
||||
|
||||
#include <dev/mii/mii.h>
|
||||
#include <dev/mii/miivar.h>
|
||||
#include <dev/mii/miidevs.h>
|
||||
|
||||
#include <dev/mii/qsphyreg.h>
|
||||
|
||||
struct qsphy_softc {
|
||||
struct mii_softc sc_mii; /* generic PHY */
|
||||
int sc_capabilities;
|
||||
int sc_active;
|
||||
};
|
||||
|
||||
int qsphymatch __P((struct device *, struct cfdata *, void *));
|
||||
void qsphyattach __P((struct device *, struct device *, void *));
|
||||
|
||||
struct cfattach qsphy_ca = {
|
||||
sizeof(struct qsphy_softc), qsphymatch, qsphyattach
|
||||
};
|
||||
|
||||
#define QSPHY_READ(sc, reg) \
|
||||
(*(sc)->sc_mii.mii_pdata->mii_readreg)((sc)->sc_mii.mii_dev.dv_parent, \
|
||||
(sc)->sc_mii.mii_phy, (reg))
|
||||
|
||||
#define QSPHY_WRITE(sc, reg, val) \
|
||||
(*(sc)->sc_mii.mii_pdata->mii_writereg)((sc)->sc_mii.mii_dev.dv_parent, \
|
||||
(sc)->sc_mii.mii_phy, (reg), (val))
|
||||
|
||||
int qsphy_service __P((struct mii_softc *, struct mii_data *, int));
|
||||
void qsphy_reset __P((struct qsphy_softc *));
|
||||
void qsphy_auto __P((struct qsphy_softc *));
|
||||
void qsphy_status __P((struct qsphy_softc *));
|
||||
|
||||
int
|
||||
qsphymatch(parent, match, aux)
|
||||
struct device *parent;
|
||||
struct cfdata *match;
|
||||
void *aux;
|
||||
{
|
||||
struct mii_attach_args *ma = aux;
|
||||
|
||||
if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_QUALSEMI &&
|
||||
MII_MODEL(ma->mii_id2) == MII_MODEL_QUALSEMI_QS6612)
|
||||
return (1);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
void
|
||||
qsphyattach(parent, self, aux)
|
||||
struct device *parent, *self;
|
||||
void *aux;
|
||||
{
|
||||
struct qsphy_softc *sc = (struct qsphy_softc *)self;
|
||||
struct mii_attach_args *ma = aux;
|
||||
struct mii_data *mii = ma->mii_data;
|
||||
|
||||
printf(": %s, rev. %d\n", MII_STR_QUALSEMI_QS6612,
|
||||
MII_REV(ma->mii_id2));
|
||||
|
||||
sc->sc_mii.mii_inst = mii->mii_instance;
|
||||
sc->sc_mii.mii_phy = ma->mii_phyno;
|
||||
sc->sc_mii.mii_service = qsphy_service;
|
||||
sc->sc_mii.mii_pdata = mii;
|
||||
|
||||
#define ADD(m, c) ifmedia_add(&mii->mii_media, (m), (c), NULL)
|
||||
|
||||
ADD(IFM_MAKEWORD(IFM_ETHER, IFM_NONE, 0, sc->sc_mii.mii_inst),
|
||||
BMCR_ISO);
|
||||
ADD(IFM_MAKEWORD(IFM_ETHER, IFM_100_TX, IFM_LOOP, sc->sc_mii.mii_inst),
|
||||
BMCR_LOOP|BMCR_S100);
|
||||
|
||||
qsphy_reset(sc);
|
||||
|
||||
sc->sc_capabilities = QSPHY_READ(sc, MII_BMSR) & ma->mii_capmask;
|
||||
printf("%s: ", sc->sc_mii.mii_dev.dv_xname);
|
||||
if ((sc->sc_capabilities & BMSR_MEDIAMASK) == 0)
|
||||
printf("no media present");
|
||||
else
|
||||
mii_add_media(mii, sc->sc_capabilities, sc->sc_mii.mii_inst);
|
||||
printf("\n");
|
||||
#undef ADD
|
||||
}
|
||||
|
||||
int
|
||||
qsphy_service(self, mii, cmd)
|
||||
struct mii_softc *self;
|
||||
struct mii_data *mii;
|
||||
int cmd;
|
||||
{
|
||||
struct qsphy_softc *sc = (struct qsphy_softc *)self;
|
||||
int reg;
|
||||
|
||||
switch (cmd) {
|
||||
case MII_POLLSTAT:
|
||||
/*
|
||||
* If we're not polling our PHY instance, just return.
|
||||
*/
|
||||
if (IFM_INST(mii->mii_media.ifm_media) !=
|
||||
sc->sc_mii.mii_inst)
|
||||
return (0);
|
||||
break;
|
||||
|
||||
case MII_MEDIACHG:
|
||||
/*
|
||||
* If the media indicates a different PHY instance,
|
||||
* isolate ourselves.
|
||||
*/
|
||||
if (IFM_INST(mii->mii_media.ifm_media) !=
|
||||
sc->sc_mii.mii_inst) {
|
||||
reg = QSPHY_READ(sc, MII_BMCR);
|
||||
QSPHY_WRITE(sc, MII_BMCR, reg | BMCR_ISO);
|
||||
return (0);
|
||||
}
|
||||
|
||||
/*
|
||||
* If the interface is not up, don't do anything.
|
||||
*/
|
||||
if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
|
||||
break;
|
||||
|
||||
switch (IFM_SUBTYPE(mii->mii_media.ifm_media)) {
|
||||
case IFM_AUTO:
|
||||
/*
|
||||
* If we're already in auto mode, just return.
|
||||
*/
|
||||
if (QSPHY_READ(sc, MII_BMCR) & BMCR_AUTOEN)
|
||||
return (0);
|
||||
qsphy_auto(sc);
|
||||
break;
|
||||
case IFM_100_T4:
|
||||
/*
|
||||
* XXX Not supported as a manual setting right now.
|
||||
*/
|
||||
return (EINVAL);
|
||||
default:
|
||||
/*
|
||||
* BMCR data is stored in the ifmedia entry.
|
||||
*/
|
||||
QSPHY_WRITE(sc, MII_ANAR,
|
||||
mii_anar(mii->mii_media.ifm_media));
|
||||
QSPHY_WRITE(sc, MII_BMCR,
|
||||
mii->mii_media.ifm_cur->ifm_data);
|
||||
}
|
||||
break;
|
||||
|
||||
case MII_TICK:
|
||||
/*
|
||||
* If we're not currently selected, just return.
|
||||
*/
|
||||
if (IFM_INST(mii->mii_media.ifm_media) !=
|
||||
sc->sc_mii.mii_inst)
|
||||
return (0);
|
||||
|
||||
/*
|
||||
* Only used for autonegotiation.
|
||||
*/
|
||||
if (IFM_SUBTYPE(mii->mii_media.ifm_media) != IFM_AUTO)
|
||||
return (0);
|
||||
|
||||
/*
|
||||
* Is the interface even up?
|
||||
*/
|
||||
if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
|
||||
return (0);
|
||||
|
||||
/*
|
||||
* The QS6612's autonegotiation doesn't need to be
|
||||
* kicked; it continues in the background.
|
||||
*/
|
||||
break;
|
||||
}
|
||||
|
||||
/* Update the media status. */
|
||||
qsphy_status(sc);
|
||||
|
||||
/* Callback if something changed. */
|
||||
if (sc->sc_active != mii->mii_media_active || cmd == MII_MEDIACHG) {
|
||||
(*mii->mii_statchg)(sc->sc_mii.mii_dev.dv_parent);
|
||||
sc->sc_active = mii->mii_media_active;
|
||||
}
|
||||
return (0);
|
||||
}
|
||||
|
||||
void
|
||||
qsphy_status(sc)
|
||||
struct qsphy_softc *sc;
|
||||
{
|
||||
struct mii_data *mii = sc->sc_mii.mii_pdata;
|
||||
int bmsr, bmcr, pctl;
|
||||
|
||||
mii->mii_media_status = IFM_AVALID;
|
||||
mii->mii_media_active = IFM_ETHER;
|
||||
|
||||
bmsr = QSPHY_READ(sc, MII_BMSR) | QSPHY_READ(sc, MII_BMSR);
|
||||
if (bmsr & BMSR_LINK)
|
||||
mii->mii_media_status |= IFM_ACTIVE;
|
||||
|
||||
bmcr = QSPHY_READ(sc, MII_BMCR);
|
||||
if (bmcr & BMCR_ISO) {
|
||||
mii->mii_media_active |= IFM_NONE;
|
||||
mii->mii_media_status = 0;
|
||||
return;
|
||||
}
|
||||
|
||||
if (bmcr & BMCR_LOOP)
|
||||
mii->mii_media_active |= IFM_LOOP;
|
||||
|
||||
pctl = QSPHY_READ(sc, MII_QSPHY_PCTL) | QSPHY_READ(sc, MII_QSPHY_PCTL);
|
||||
switch (pctl & PCTL_OPMASK) {
|
||||
case PCTL_10_T:
|
||||
mii->mii_media_active |= IFM_10_T;
|
||||
break;
|
||||
case PCTL_10_T_FDX:
|
||||
mii->mii_media_active |= IFM_10_T|IFM_FDX;
|
||||
break;
|
||||
case PCTL_100_TX:
|
||||
mii->mii_media_active |= IFM_100_TX;
|
||||
break;
|
||||
case PCTL_100_TX_FDX:
|
||||
mii->mii_media_active |= IFM_100_TX|IFM_FDX;
|
||||
break;
|
||||
case PCTL_100_T4:
|
||||
mii->mii_media_active |= IFM_100_T4;
|
||||
break;
|
||||
default:
|
||||
if (bmcr & BMCR_AUTOEN) {
|
||||
/* Must still be in-progress. */
|
||||
mii->mii_media_active |= IFM_AUTO;
|
||||
} else {
|
||||
/* Erg... this shouldn't happen. */
|
||||
mii->mii_media_active |= IFM_NONE;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void
|
||||
qsphy_auto(sc)
|
||||
struct qsphy_softc *sc;
|
||||
{
|
||||
int bmsr, i;
|
||||
|
||||
QSPHY_WRITE(sc, MII_ANAR,
|
||||
BMSR_MEDIA_TO_ANAR(sc->sc_capabilities) | ANAR_CSMA);
|
||||
QSPHY_WRITE(sc, MII_BMCR, BMCR_AUTOEN | BMCR_STARTNEG);
|
||||
|
||||
/* Wait 500ms for it to complete. */
|
||||
for (i = 0; i < 500; i++) {
|
||||
if ((bmsr = QSPHY_READ(sc, MII_BMSR)) & BMSR_ACOMP)
|
||||
return;
|
||||
delay(1000);
|
||||
}
|
||||
if ((bmsr & BMSR_ACOMP) == 0)
|
||||
printf("%s: autonegotiation failed to complete\n",
|
||||
sc->sc_mii.mii_dev.dv_xname);
|
||||
}
|
||||
|
||||
void
|
||||
qsphy_reset(sc)
|
||||
struct qsphy_softc *sc;
|
||||
{
|
||||
int reg, i;
|
||||
|
||||
QSPHY_WRITE(sc, MII_BMCR, BMCR_RESET|BMCR_ISO);
|
||||
|
||||
/* Wait 100ms for it to complete. */
|
||||
for (i = 0; i < 100; i++) {
|
||||
reg = QSPHY_READ(sc, MII_BMCR);
|
||||
if ((reg & BMCR_RESET) == 0)
|
||||
break;
|
||||
delay(1000);
|
||||
}
|
||||
|
||||
/* Make sure the PHY is isolated. */
|
||||
if (sc->sc_mii.mii_inst != 0)
|
||||
QSPHY_WRITE(sc, MII_BMCR, reg | BMCR_ISO);
|
||||
|
||||
QSPHY_WRITE(sc, MII_QSPHY_IMASK, 0);
|
||||
}
|
||||
|
|
@ -0,0 +1,84 @@
|
|||
/* $NetBSD: qsphyreg.h,v 1.1 1998/08/11 00:01:03 thorpej Exp $ */
|
||||
|
||||
/*-
|
||||
* Copyright (c) 1998 The NetBSD Foundation, Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
* This code is derived from software contributed to The NetBSD Foundation
|
||||
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
|
||||
* NASA Ames Research Center.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* 3. All advertising materials mentioning features or use of this software
|
||||
* must display the following acknowledgement:
|
||||
* This product includes software developed by the NetBSD
|
||||
* Foundation, Inc. and its contributors.
|
||||
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
||||
* contributors may be used to endorse or promote products derived
|
||||
* from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
||||
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
||||
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
||||
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
||||
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
#ifndef _DEV_MII_QSPHYREG_H_
|
||||
#define _DEV_MII_QSPHYREG_H_
|
||||
|
||||
/*
|
||||
* QS6612 registers.
|
||||
*/
|
||||
|
||||
#define MII_QSPHY_MCTL 0x11 /* Mode control */
|
||||
#define MCTL_T4PRE 0x1000 /* 100baseT4 interface present */
|
||||
#define MCTL_BTEXT 0x0800 /* reduce 10baseT squelch level */
|
||||
#define MCTL_FACTTEST 0x0100 /* factory test mode */
|
||||
#define MCTL_PHYADDRMASK 0x00f8 /* PHY address */
|
||||
#define MCTL_FACTTEST2 0x0004 /* another factory test mode */
|
||||
#define MCTL_NLPDIS 0x0002 /* disable link pulse tx */
|
||||
#define MCTL_SQEDIS 0x0001 /* disable SQE */
|
||||
|
||||
#define MII_QSPHY_ISRC 0x1d /* Interrupt source */
|
||||
#define MII_QSPHY_IMASK 0x1e /* Interrupt mask */
|
||||
#define IMASK_TLINTR 0x8000 /* ThunderLAN interrupt mode */
|
||||
#define IMASK_ANCPL 0x0040 /* autonegotiation complete */
|
||||
#define IMASK_RFD 0x0020 /* remote fault detected */
|
||||
#define IMASK_LD 0x0010 /* link down */
|
||||
#define IMASK_ANLPA 0x0008 /* autonegotiation LP ACK */
|
||||
#define IMASK_PDT 0x0004 /* parallel detection fault */
|
||||
#define IMASK_ANPR 0x0002 /* autonegotiation page received */
|
||||
#define IMASK_REF 0x0001 /* receive error counter full */
|
||||
|
||||
#define MII_QSPHY_PCTL 0x1f /* PHY control */
|
||||
#define PCTL_RXERDIS 0x2000 /* receive error counter disable */
|
||||
#define PCTL_ANC 0x1000 /* autonegotiation complete */
|
||||
#define PCTL_RLBEN 0x0200 /* remote coopback enable */
|
||||
#define PCTL_DCREN 0x0100 /* DC restoration enable */
|
||||
#define PCTL_4B5BEN 0x0040 /* 4b/5b encoding */
|
||||
#define PCTL_PHYISO 0x0020 /* isolate PHY */
|
||||
#define PCTL_OPMASK 0x001c /* operation mode mask */
|
||||
#define PCTL_AN 0x0000 /* autonegotiation in-progress */
|
||||
#define PCTL_10_T 0x0004 /* 10baseT */
|
||||
#define PCTL_100_TX 0x0008 /* 100baseTX */
|
||||
#define PCTL_100_T4 0x0010 /* 100baseT4 */
|
||||
#define PCTL_10_T_FDX 0x0014 /* 10baseT-FDX */
|
||||
#define PCTL_100_TX_FDX 0x0018 /* 100baseTX-FDX */
|
||||
#define PCTL_MLT3DIS 0x0002 /* disable MLT3 */
|
||||
#define PCTL_SRCDIS 0x0001 /* disable scrambling */
|
||||
|
||||
#endif /* _DEV_MII_QSPHYREG_H_ */
|
||||
Loading…
Reference in New Issue