Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Enormous pile of changes from mark's (uncommitted) work on this driver.

Browse Source 
About the only bit of his code not here is the transmit routines, which I'll
merge in separately.

Also a few bug-fixes, so (for instance) multicast on an 8005 doesn't
immediately fall back to IFF_ALLMULTI.
This commit is contained in:
bjh21 2001-03-24 20:38:41 +00:00
parent 2dbd96c75c
commit b94b953e92
2 changed files with 374 additions and 164 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

503
sys/dev/ic/seeq8005.c
View File

@ -1,8 +1,8 @@
/* $NetBSD: seeq8005.c,v 1.10 2001/03/24 13:40:41 bjh21 Exp $ */ /* $NetBSD: seeq8005.c,v 1.11 2001/03/24 20:38:41 bjh21 Exp $ */
/* /*
* Copyright (c) 2000 Ben Harris * Copyright (c) 2000 Ben Harris
* Copyright (c) 1995 Mark Brinicombe * Copyright (c) 1995-1998 Mark Brinicombe
* All rights reserved. * All rights reserved.
* *
* Redistribution and use in source and binary forms, with or without * Redistribution and use in source and binary forms, with or without
@ -15,7 +15,8 @@
* documentation and/or other materials provided with the distribution. * documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software * 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement: * must display the following acknowledgement:
* This product includes software developed by Mark Brinicombe. * This product includes software developed by Mark Brinicombe
* for the NetBSD Project.
* 4. The name of the company nor the name of the author may be used to * 4. The name of the company nor the name of the author may be used to
* endorse or promote products derived from this software without specific * endorse or promote products derived from this software without specific
* prior written permission. * prior written permission.
@ -39,6 +40,13 @@
* This driver currently supports the following chip: * This driver currently supports the following chip:
* SEEQ 8005 Advanced Ethernet Data Link Controller * SEEQ 8005 Advanced Ethernet Data Link Controller
*/ */
/*
* More information on the 8004 and 8005 AEDLC controllers can be found in
* the SEEQ Technology Inc 1992 Data Comm Devices data book.
*
* This data book may no longer be available as these are rather old chips
* (1991 - 1993)
*/
/* /*
* This driver is based on the arm32 ea(4) driver, hence the names of many * This driver is based on the arm32 ea(4) driver, hence the names of many
* of the functions. * of the functions.
@ -46,9 +54,7 @@
/* /*
* Bugs/possible improvements: * Bugs/possible improvements:
* - Does not currently support DMA * - Does not currently support DMA
* - Does not currently support multicasts
* - Does not transmit multiple packets in one go * - Does not transmit multiple packets in one go
* - Does not support big-endian hosts
* - Does not support 8-bit busses * - Does not support 8-bit busses
*/ */
@ -58,7 +64,7 @@
#include <sys/types.h> #include <sys/types.h>
#include <sys/param.h> #include <sys/param.h>
__RCSID("$NetBSD: seeq8005.c,v 1.10 2001/03/24 13:40:41 bjh21 Exp $"); __RCSID("$NetBSD: seeq8005.c,v 1.11 2001/03/24 20:38:41 bjh21 Exp $");
#include <sys/systm.h> #include <sys/systm.h>
#include <sys/endian.h> #include <sys/endian.h>
@ -73,6 +79,7 @@ __RCSID("$NetBSD: seeq8005.c,v 1.10 2001/03/24 13:40:41 bjh21 Exp $");
#include <net/if_dl.h> #include <net/if_dl.h>
#include <net/if_types.h> #include <net/if_types.h>
#include <net/if_ether.h> #include <net/if_ether.h>
#include <net/if_media.h>
#ifdef INET #ifdef INET
#include <netinet/in.h> #include <netinet/in.h>
@ -99,24 +106,24 @@ __RCSID("$NetBSD: seeq8005.c,v 1.10 2001/03/24 13:40:41 bjh21 Exp $");
#include <dev/ic/seeq8005reg.h> #include <dev/ic/seeq8005reg.h>
#include <dev/ic/seeq8005var.h> #include <dev/ic/seeq8005var.h>
#ifndef SEEQ_TIMEOUT
#define SEEQ_TIMEOUT 60
#endif
#define SEEQ_TX_BUFFER_SIZE 0x4000
#define SEEQ_RX_BUFFER_SIZE 0xC000
/*#define SEEQ_TX_DEBUG*/
/*#define SEEQ_RX_DEBUG*/
/*#define SEEQ_DEBUG*/ /*#define SEEQ_DEBUG*/
/*#define SEEQ_PACKET_DEBUG*/
/* for debugging convenience */ /* for debugging convenience */
#ifdef SEEQ_DEBUG #ifdef SEEQ_DEBUG
#define dprintf(x) printf x #define SEEQ_DEBUG_MISC 1
#define SEEQ_DEBUG_TX 2
#define SEEQ_DEBUG_RX 4
#define SEEQ_DEBUG_PKT 8
#define SEEQ_DEBUG_TXINT 16
#define SEEQ_DEBUG_RXINT 32
int seeq_debug = 0;
#define DPRINTF(f, x) { if (seeq_debug & (f)) printf x; }
#else #else
#define dprintf(x) #define DPRINTF(f, x)
#endif #endif
#define dprintf(x) DPRINTF(SEEQ_DEBUG_MISC, x)
#define SEEQ_TX_BUFFER_SIZE 0x600 /* (> MAX_ETHER_LEN) */
/* /*
* prototypes * prototypes
@ -133,74 +140,33 @@ static int ea_stoprx(struct seeq8005_softc *);
static void ea_stop(struct ifnet *, int); static void ea_stop(struct ifnet *, int);
static void ea_await_fifo_empty(struct seeq8005_softc *); static void ea_await_fifo_empty(struct seeq8005_softc *);
static void ea_await_fifo_full(struct seeq8005_softc *); static void ea_await_fifo_full(struct seeq8005_softc *);
static void ea_writebuf(struct seeq8005_softc *, u_char *, u_int, size_t); static void ea_writebuf(struct seeq8005_softc *, u_char *, int, size_t);
static void ea_readbuf(struct seeq8005_softc *, u_char *, u_int, size_t); static void ea_readbuf(struct seeq8005_softc *, u_char *, int, size_t);
static void ea_select_buffer(struct seeq8005_softc *, int); static void ea_select_buffer(struct seeq8005_softc *, int);
static void ea_set_address(struct seeq8005_softc *, int, const u_int8_t *); static void ea_set_address(struct seeq8005_softc *, int, const u_int8_t *);
static void earead(struct seeq8005_softc *, int, int); static void ea_read(struct seeq8005_softc *, int, int);
static struct mbuf *eaget(struct seeq8005_softc *, int, int, struct ifnet *); static struct mbuf *ea_get(struct seeq8005_softc *, int, int, struct ifnet *);
static void eagetpackets(struct seeq8005_softc *); static void ea_getpackets(struct seeq8005_softc *);
static void eatxpacket(struct seeq8005_softc *); static void eatxpacket(struct seeq8005_softc *);
static void ea_mc_reset(struct seeq8005_softc *); static void ea_mc_reset(struct seeq8005_softc *);
static void ea_mc_reset_8004(struct seeq8005_softc *);
static void ea_mc_reset_8005(struct seeq8005_softc *);
static int ea_mediachange(struct ifnet *);
static void ea_mediastatus(struct ifnet *, struct ifmediareq *);
#ifdef SEEQ_PACKET_DEBUG
void ea_dump_buffer(struct seeq8005_softc *, int);
#endif
#ifdef SEEQ_PACKET_DEBUG
/*
* Dump the interface buffer
*/
void
ea_dump_buffer(struct seeq8005_softc *sc, u_int offset)
{
bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh;
u_int addr;
int loop, ctrl, ptr;
size_t size;
addr = offset;
do {
bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_FIFO_READ);
bus_space_write_2(iot, ioh, SEEQ_CONFIG1,
sc->sc_config1 | SEEQ_BUFCODE_LOCAL_MEM);
bus_space_write_2(iot, ioh, SEEQ_DMA_ADDR, addr);
ptr = bus_space_read_2(iot, ioh, SEEQ_BUFWIN);
ctrl = bus_space_read_2(iot, ioh, SEEQ_BUFWIN);
ptr = ((ptr & 0xff) << 8) | ((ptr >> 8) & 0xff);
if (ptr == 0) break;
size = ptr - addr;
printf("addr=%04x size=%04x ", addr, size);
printf("cmd=%02x st=%02x\n", ctrl & 0xff, ctrl >> 8);
for (loop = 0; loop < size - 4; loop += 2)
printf("%04x ",
bus_space_read_2(iot, ioh, SEEQ_BUFWIN));
printf("\n");
addr = ptr;
} while (size != 0);
}
#endif
/* /*
* Attach chip. * Attach chip.
*/ */
void void
seeq8005_attach(struct seeq8005_softc *sc, const u_int8_t *myaddr) seeq8005_attach(struct seeq8005_softc *sc, const u_int8_t *myaddr, int *media,
int nmedia, int defmedia)
{ {
struct ifnet *ifp = &sc->sc_ethercom.ec_if; struct ifnet *ifp = &sc->sc_ethercom.ec_if;
u_int id; u_int id;
KASSERT(myaddr != NULL);
printf(" address %s", ether_sprintf(myaddr)); printf(" address %s", ether_sprintf(myaddr));
/* Stop the board. */ /* Stop the board. */
@ -212,11 +178,51 @@ seeq8005_attach(struct seeq8005_softc *sc, const u_int8_t *myaddr)
ea_select_buffer(sc, SEEQ_BUFCODE_PRODUCTID); ea_select_buffer(sc, SEEQ_BUFCODE_PRODUCTID);
id = bus_space_read_2(sc->sc_iot, sc->sc_ioh, SEEQ_BUFWIN); id = bus_space_read_2(sc->sc_iot, sc->sc_ioh, SEEQ_BUFWIN);
if ((id & 0xf0) == 0xa0) { switch (id & SEEQ_PRODUCTID_MASK) {
sc->sc_flags |= SEEQ8005_80C04; case SEEQ_PRODUCTID_8004:
printf(", SEEQ 80C04 rev %02x", id); sc->sc_variant = SEEQ_8004;
} else break;
printf(", SEEQ 8005"); default: /* XXX */
sc->sc_variant = SEEQ_8005;
break;
}
switch (sc->sc_variant) {
case SEEQ_8004:
printf(", SEEQ80C04 rev %x\n",
id & SEEQ_PRODUCTID_REV_MASK);
break;
case SEEQ_8005:
if (id != 0xff)
printf(", SEEQ8005 rev %x\n", id);
else
printf(", SEEQ8005\n");
break;
default:
printf(", Unknown ethernet controller\n");
return;
}
/* Both the 8004 and 8005 are designed for 64K Buffer memory */
sc->sc_buffersize = SEEQ_MAX_BUFFER_SIZE;
/*
* Set up tx and rx buffers.
*
* We use approximately a third of the packet memory for TX
* buffers and the rest for RX buffers
*/
sc->sc_tx_bufs = sc->sc_buffersize / SEEQ_TX_BUFFER_SIZE / 3;
sc->sc_tx_bufsize = sc->sc_tx_bufs * SEEQ_TX_BUFFER_SIZE;
sc->sc_rx_bufsize = sc->sc_buffersize - sc->sc_tx_bufsize;
sc->sc_enabled = 0;
/* Test the RAM */
ea_ramtest(sc);
printf("%s: %dKB packet memory, txbuf=%dKB (%d buffers), rxbuf=%dKB",
sc->sc_dev.dv_xname, sc->sc_buffersize >> 10,
sc->sc_tx_bufsize >> 10, sc->sc_tx_bufs, sc->sc_rx_bufsize >> 10);
/* Initialise ifnet structure. */ /* Initialise ifnet structure. */
@ -228,19 +234,61 @@ seeq8005_attach(struct seeq8005_softc *sc, const u_int8_t *myaddr)
ifp->if_stop = ea_stop; ifp->if_stop = ea_stop;
ifp->if_watchdog = ea_watchdog; ifp->if_watchdog = ea_watchdog;
ifp->if_flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOTRAILERS; ifp->if_flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOTRAILERS;
if (sc->sc_variant == SEEQ_8004)
ifp->if_flags |= IFF_SIMPLEX;
IFQ_SET_READY(&ifp->if_snd); IFQ_SET_READY(&ifp->if_snd);
/* Initialize media goo. */
ifmedia_init(&sc->sc_media, 0, ea_mediachange, ea_mediastatus);
if (media != NULL) {
int i;
for (i = 0; i < nmedia; i++)
ifmedia_add(&sc->sc_media, media[i], 0, NULL);
ifmedia_set(&sc->sc_media, defmedia);
} else {
ifmedia_add(&sc->sc_media, IFM_ETHER|IFM_MANUAL, 0, NULL);
ifmedia_set(&sc->sc_media, IFM_ETHER|IFM_MANUAL);
}
/* Now we can attach the interface. */ /* Now we can attach the interface. */
if_attach(ifp); if_attach(ifp);
ether_ifattach(ifp, myaddr); ether_ifattach(ifp, myaddr);
/* Test the RAM */
ea_ramtest(sc);
printf("\n"); printf("\n");
} }
/*
* Media change callback.
*/
static int
ea_mediachange(struct ifnet *ifp)
{
struct seeq8005_softc *sc = ifp->if_softc;
if (sc->sc_mediachange)
return ((*sc->sc_mediachange)(sc));
return (EINVAL);
}
/*
* Media status callback.
*/
static void
ea_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr)
{
struct seeq8005_softc *sc = ifp->if_softc;
if (sc->sc_enabled == 0) {
ifmr->ifm_active = IFM_ETHER | IFM_NONE;
ifmr->ifm_status = 0;
return;
}
if (sc->sc_mediastatus)
(*sc->sc_mediastatus)(sc, ifmr);
}
/* /*
* Test the RAM on the ethernet card. * Test the RAM on the ethernet card.
@ -311,7 +359,9 @@ ea_stoptx(struct seeq8005_softc *sc)
int timeout; int timeout;
int status; int status;
dprintf(("ea_stoptx()\n")); DPRINTF(SEEQ_DEBUG_TX, ("seeq_stoptx()\n"));
sc->sc_enabled = 0;
status = bus_space_read_2(iot, ioh, SEEQ_STATUS); status = bus_space_read_2(iot, ioh, SEEQ_STATUS);
if (!(status & SEEQ_STATUS_TX_ON)) if (!(status & SEEQ_STATUS_TX_ON))
@ -324,9 +374,11 @@ ea_stoptx(struct seeq8005_softc *sc)
timeout = 20000; timeout = 20000;
do { do {
status = bus_space_read_2(iot, ioh, SEEQ_STATUS); status = bus_space_read_2(iot, ioh, SEEQ_STATUS);
delay(1);
} while ((status & SEEQ_STATUS_TX_ON) && --timeout > 0); } while ((status & SEEQ_STATUS_TX_ON) && --timeout > 0);
if (timeout == 0) if (timeout == 0)
dprintf(("ea_stoptx: timeout waiting for tx termination\n")); log(LOG_ERR, "%s: timeout waiting for tx termination\n",
sc->sc_dev.dv_xname);
/* Clear any pending tx interrupt */ /* Clear any pending tx interrupt */
bus_space_write_2(iot, ioh, SEEQ_COMMAND, bus_space_write_2(iot, ioh, SEEQ_COMMAND,
@ -349,7 +401,7 @@ ea_stoprx(struct seeq8005_softc *sc)
int timeout; int timeout;
int status; int status;
dprintf(("ea_stoprx()\n")); DPRINTF(SEEQ_DEBUG_RX, ("seeq_stoprx()\n"));
status = bus_space_read_2(iot, ioh, SEEQ_STATUS); status = bus_space_read_2(iot, ioh, SEEQ_STATUS);
if (!(status & SEEQ_STATUS_RX_ON)) if (!(status & SEEQ_STATUS_RX_ON))
@ -365,7 +417,8 @@ ea_stoprx(struct seeq8005_softc *sc)
status = bus_space_read_2(iot, ioh, SEEQ_STATUS); status = bus_space_read_2(iot, ioh, SEEQ_STATUS);
} while ((status & SEEQ_STATUS_RX_ON) && --timeout > 0); } while ((status & SEEQ_STATUS_RX_ON) && --timeout > 0);
if (timeout == 0) if (timeout == 0)
dprintf(("ea_stoprx: timeout waiting for rx termination\n")); log(LOG_ERR, "%s: timeout waiting for rx termination\n",
sc->sc_dev.dv_xname);
/* Clear any pending rx interrupt */ /* Clear any pending rx interrupt */
@ -387,7 +440,7 @@ ea_stop(struct ifnet *ifp, int disable)
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh; bus_space_handle_t ioh = sc->sc_ioh;
dprintf(("ea_stop()\n")); DPRINTF(SEEQ_DEBUG_MISC, ("seeq_stop()\n"));
/* Stop all IO */ /* Stop all IO */
ea_stoptx(sc); ea_stoptx(sc);
@ -401,7 +454,13 @@ ea_stop(struct ifnet *ifp, int disable)
sc->sc_command | SEEQ_CMD_RX_INTACK | sc->sc_command | SEEQ_CMD_RX_INTACK |
SEEQ_CMD_TX_INTACK | SEEQ_CMD_DMA_INTACK | SEEQ_CMD_TX_INTACK | SEEQ_CMD_DMA_INTACK |
SEEQ_CMD_BW_INTACK); SEEQ_CMD_BW_INTACK);
dprintf(("st=%08x", bus_space_read_2(iot, ioh, SEEQ_STATUS)));
if (sc->sc_variant == SEEQ_8004) {
/* Put the chip to sleep */
ea_select_buffer(sc, SEEQ_BUFCODE_CONFIG3);
bus_space_write_2(iot, ioh, SEEQ_BUFWIN,
sc->sc_config3 | SEEQ_CFG3_SLEEP);
}
/* Cancel any watchdog timer */ /* Cancel any watchdog timer */
sc->sc_ethercom.ec_if.if_timer = 0; sc->sc_ethercom.ec_if.if_timer = 0;
@ -419,7 +478,7 @@ ea_chipreset(struct seeq8005_softc *sc)
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh; bus_space_handle_t ioh = sc->sc_ioh;
dprintf(("ea_chipreset()\n")); DPRINTF(SEEQ_DEBUG_MISC, ("seeq_chipreset()\n"));
/* Reset the controller. Min of 4us delay here */ /* Reset the controller. Min of 4us delay here */
@ -429,6 +488,7 @@ ea_chipreset(struct seeq8005_softc *sc)
sc->sc_command = 0; sc->sc_command = 0;
sc->sc_config1 = 0; sc->sc_config1 = 0;
sc->sc_config2 = 0; sc->sc_config2 = 0;
sc->sc_config3 = 0;
} }
@ -482,7 +542,7 @@ ea_await_fifo_full(struct seeq8005_softc *sc)
*/ */
static void static void
ea_writebuf(struct seeq8005_softc *sc, u_char *buf, u_int addr, size_t len) ea_writebuf(struct seeq8005_softc *sc, u_char *buf, int addr, size_t len)
{ {
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh; bus_space_handle_t ioh = sc->sc_ioh;
@ -501,12 +561,14 @@ ea_writebuf(struct seeq8005_softc *sc, u_char *buf, u_int addr, size_t len)
if (len % 2 != 0) if (len % 2 != 0)
len++; len++;
ea_await_fifo_empty(sc); if (addr != -1) {
ea_await_fifo_empty(sc);
ea_select_buffer(sc, SEEQ_BUFCODE_LOCAL_MEM); ea_select_buffer(sc, SEEQ_BUFCODE_LOCAL_MEM);
bus_space_write_2(iot, ioh, SEEQ_COMMAND, bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_FIFO_WRITE); sc->sc_command | SEEQ_CMD_FIFO_WRITE);
bus_space_write_2(iot, ioh, SEEQ_DMA_ADDR, addr); bus_space_write_2(iot, ioh, SEEQ_DMA_ADDR, addr);
}
if (len > 0) if (len > 0)
bus_space_write_multi_2(iot, ioh, SEEQ_BUFWIN, bus_space_write_multi_2(iot, ioh, SEEQ_BUFWIN,
@ -526,7 +588,7 @@ ea_writebuf(struct seeq8005_softc *sc, u_char *buf, u_int addr, size_t len)
*/ */
static void static void
ea_readbuf(struct seeq8005_softc *sc, u_char *buf, u_int addr, size_t len) ea_readbuf(struct seeq8005_softc *sc, u_char *buf, int addr, size_t len)
{ {
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
@ -546,14 +608,16 @@ ea_readbuf(struct seeq8005_softc *sc, u_char *buf, u_int addr, size_t len)
if (len % 2 != 0) if (len % 2 != 0)
len++; len++;
ea_await_fifo_empty(sc); if (addr != -1) {
ea_await_fifo_empty(sc);
ea_select_buffer(sc, SEEQ_BUFCODE_LOCAL_MEM); ea_select_buffer(sc, SEEQ_BUFCODE_LOCAL_MEM);
bus_space_write_2(iot, ioh, SEEQ_DMA_ADDR, addr); bus_space_write_2(iot, ioh, SEEQ_DMA_ADDR, addr);
bus_space_write_2(iot, ioh, SEEQ_COMMAND, bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_FIFO_READ); sc->sc_command | SEEQ_CMD_FIFO_READ);
ea_await_fifo_full(sc); ea_await_fifo_full(sc);
}
if (len > 0) if (len > 0)
bus_space_read_multi_2(iot, ioh, SEEQ_BUFWIN, bus_space_read_multi_2(iot, ioh, SEEQ_BUFWIN,
@ -605,28 +669,34 @@ ea_init(struct ifnet *ifp)
/* Set up defaults for the registers */ /* Set up defaults for the registers */
sc->sc_command = 0x00; sc->sc_command = 0;
sc->sc_config1 = 0x00; /* XXX DMA settings? */ sc->sc_config1 = 0;
#if BYTE_ORDER == BIG_ENDIAN #if BYTE_ORDER == BIG_ENDIAN
sc->sc_config2 = SEEQ_CFG2_BYTESWAP sc->sc_config2 = SEEQ_CFG2_BYTESWAP;
#else #else
sc->sc_config2 = 0; sc->sc_config2 = 0;
#endif #endif
sc->sc_config3 = 0;
bus_space_write_2(iot, ioh, SEEQ_COMMAND, sc->sc_command); bus_space_write_2(iot, ioh, SEEQ_COMMAND, sc->sc_command);
bus_space_write_2(iot, ioh, SEEQ_CONFIG1, sc->sc_config1); bus_space_write_2(iot, ioh, SEEQ_CONFIG1, sc->sc_config1);
bus_space_write_2(iot, ioh, SEEQ_CONFIG2, sc->sc_config2); bus_space_write_2(iot, ioh, SEEQ_CONFIG2, sc->sc_config2);
if (sc->sc_variant == SEEQ_8004) {
/* Split board memory into Rx and Tx. */ ea_select_buffer(sc, SEEQ_BUFCODE_CONFIG3);
ea_select_buffer(sc, SEEQ_BUFCODE_TX_EAP); bus_space_write_2(iot, ioh, SEEQ_BUFWIN, sc->sc_config3);
bus_space_write_2(iot, ioh, SEEQ_BUFWIN, }
(SEEQ_TX_BUFFER_SIZE >> 8) - 1);
/* Write the station address - the receiver must be off */ /* Write the station address - the receiver must be off */
ea_set_address(sc, 0, LLADDR(ifp->if_sadl)); ea_set_address(sc, 0, LLADDR(ifp->if_sadl));
/* Split board memory into Rx and Tx. */
ea_select_buffer(sc, SEEQ_BUFCODE_TX_EAP);
bus_space_write_2(iot, ioh, SEEQ_BUFWIN, (sc->sc_tx_bufsize>> 8) - 1);
if (sc->sc_variant == SEEQ_8004)
sc->sc_config2 |= SEEQ_CFG2_RX_TX_DISABLE;
/* Configure rx. */ /* Configure rx. */
dprintf(("Configuring rx...\n"));
if (ifp->if_flags & IFF_PROMISC) if (ifp->if_flags & IFF_PROMISC)
sc->sc_config1 = SEEQ_CFG1_PROMISCUOUS; sc->sc_config1 = SEEQ_CFG1_PROMISCUOUS;
else if (ifp->if_flags & IFF_ALLMULTI) else if (ifp->if_flags & IFF_ALLMULTI)
@ -637,7 +707,7 @@ ea_init(struct ifnet *ifp)
bus_space_write_2(iot, ioh, SEEQ_CONFIG1, sc->sc_config1); bus_space_write_2(iot, ioh, SEEQ_CONFIG1, sc->sc_config1);
/* Setup the Rx pointers */ /* Setup the Rx pointers */
sc->sc_rx_ptr = SEEQ_TX_BUFFER_SIZE; sc->sc_rx_ptr = sc->sc_tx_bufsize;
bus_space_write_2(iot, ioh, SEEQ_RX_PTR, sc->sc_rx_ptr); bus_space_write_2(iot, ioh, SEEQ_RX_PTR, sc->sc_rx_ptr);
bus_space_write_2(iot, ioh, SEEQ_RX_END, sc->sc_rx_ptr >> 8); bus_space_write_2(iot, ioh, SEEQ_RX_END, sc->sc_rx_ptr >> 8);
@ -650,12 +720,6 @@ ea_init(struct ifnet *ifp)
bus_space_write_2(iot, ioh, SEEQ_BUFWIN, 0x0000); bus_space_write_2(iot, ioh, SEEQ_BUFWIN, 0x0000);
/* Turn on Rx */
sc->sc_command |= SEEQ_CMD_RX_INTEN;
bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_RX_ON);
/* Configure TX. */ /* Configure TX. */
dprintf(("Configuring tx...\n")); dprintf(("Configuring tx...\n"));
@ -664,6 +728,10 @@ ea_init(struct ifnet *ifp)
sc->sc_config2 |= SEEQ_CFG2_OUTPUT; sc->sc_config2 |= SEEQ_CFG2_OUTPUT;
bus_space_write_2(iot, ioh, SEEQ_CONFIG2, sc->sc_config2); bus_space_write_2(iot, ioh, SEEQ_CONFIG2, sc->sc_config2);
/* Reset tx buffer pointers */
sc->sc_tx_cur = 0;
sc->sc_tx_used = 0;
sc->sc_tx_next = 0;
/* Place a NULL header at the beginning of the transmit area */ /* Place a NULL header at the beginning of the transmit area */
ea_writebuf(sc, NULL, 0x0000, 0); ea_writebuf(sc, NULL, 0x0000, 0);
@ -674,16 +742,18 @@ ea_init(struct ifnet *ifp)
sc->sc_command |= SEEQ_CMD_TX_INTEN; sc->sc_command |= SEEQ_CMD_TX_INTEN;
bus_space_write_2(iot, ioh, SEEQ_COMMAND, sc->sc_command); bus_space_write_2(iot, ioh, SEEQ_COMMAND, sc->sc_command);
/* Turn on Rx */
sc->sc_command |= SEEQ_CMD_RX_INTEN;
bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_RX_ON);
/* TX_ON gets set by ea_txpacket when there's something to transmit. */ /* TX_ON gets set by ea_txpacket when there's something to transmit. */
/* Set flags appropriately. */ /* Set flags appropriately. */
ifp->if_flags |= IFF_RUNNING; ifp->if_flags |= IFF_RUNNING;
ifp->if_flags &= ~IFF_OACTIVE; ifp->if_flags &= ~IFF_OACTIVE;
sc->sc_enabled = 1;
dprintf(("init: st=%04x\n",
bus_space_read_2(iot, ioh, SEEQ_STATUS)));
/* And start output. */ /* And start output. */
ea_start(ifp); ea_start(ifp);
@ -692,7 +762,6 @@ ea_init(struct ifnet *ifp)
return 0; return 0;
} }
/* /*
* Start output on interface. Get datagrams from the queue and output them, * Start output on interface. Get datagrams from the queue and output them,
* giving the receiver a chance between datagrams. Call only from splnet or * giving the receiver a chance between datagrams. Call only from splnet or
@ -850,7 +919,7 @@ seeq8005intr(void *arg)
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh; bus_space_handle_t ioh = sc->sc_ioh;
struct ifnet *ifp = &sc->sc_ethercom.ec_if; struct ifnet *ifp = &sc->sc_ethercom.ec_if;
int status, s, handled; int status, handled;
u_int8_t txhdr[4]; u_int8_t txhdr[4];
u_int txstatus; u_int txstatus;
@ -881,39 +950,69 @@ seeq8005intr(void *arg)
txstatus = txhdr[3]; txstatus = txhdr[3];
/* /*
* Did it succeed ? Did we collide ? * If SEEQ_TXSTAT_COLLISION is set then we received at least
* one collision. On the 8004 we can find out exactly how many
* collisions occurred.
* *
* The exact proceedure here is not clear. We should get * The SEEQ_PKTSTAT_DONE will be set if the transmission has
* an interrupt on a sucessfull tx or on a collision. * completed.
* The done flag is set after successfull tx or 16 collisions
* We should thus get a interrupt for each of collision
* and the done bit should not be set. However it does appear
* to be set at the same time as the collision bit ...
* *
* So we will count collisions and output errors and will * If SEEQ_TXSTAT_COLLISION16 is set then 16 collisions
* assume that if the done bit is set the packet was * occurred and the packet transmission was aborted.
* transmitted. Stats may be wrong if 16 collisions occur on * This situation is untested as present.
* a packet as the done flag should be set but the packet *
* may not have been transmitted. so the output count might * The SEEQ_TXSTAT_BABBLE should never be set and is untested
* not require incrementing if the 16 collisions flags is * as we should never xmit oversized packets.
* set. I don;t know abou this until it happens.
*/ */
if (txstatus & SEEQ_TXSTAT_COLLISION) {
switch (sc->sc_variant) {
case SEEQ_8004: {
int colls;
if (txstatus & SEEQ_TXSTAT_COLLISION) /*
ifp->if_collisions++; * The 8004 contains a 4 bit collision count
else if (txstatus & * in the status register.
(SEEQ_TXSTAT_BABBLE | SEEQ_TXSTAT_COLLISION16)) */
/* This appears to be broken on 80C04.AE */
/* ifp->if_collisions +=
(txstatus >> SEEQ_TXSTAT_COLLISIONS_SHIFT)
& SEEQ_TXSTAT_COLLISION_MASK;*/
/* Use the TX Collision register */
ea_select_buffer(sc, SEEQ_BUFCODE_TX_COLLS);
colls = bus_space_read_1(iot, ioh,
SEEQ_BUFWIN);
ifp->if_collisions += colls;
break;
}
case SEEQ_8005:
/* We known there was at least 1 collision */
ifp->if_collisions++;
break;
}
} else if (txstatus & SEEQ_TXSTAT_COLLISION16) {
printf("seeq_intr: col16 %x\n", txstatus);
ifp->if_collisions += 16;
ifp->if_oerrors++; ifp->if_oerrors++;
} else if (txstatus & SEEQ_TXSTAT_BABBLE) {
ifp->if_oerrors++;
}
/* Have we completed transmission on the packet ? */
if (txstatus & SEEQ_PKTSTAT_DONE) { if (txstatus & SEEQ_PKTSTAT_DONE) {
/* Clear watchdog timer. */
ifp->if_timer = 0;
ifp->if_flags &= ~IFF_OACTIVE;
/* Update stats */
ifp->if_opackets++; ifp->if_opackets++;
/* Tx next packet */ /* Tx next packet */
s = splnet();
eatxpacket(sc); eatxpacket(sc);
splx(s);
} }
} }
@ -926,11 +1025,8 @@ seeq8005intr(void *arg)
bus_space_write_2(iot, ioh, SEEQ_COMMAND, bus_space_write_2(iot, ioh, SEEQ_COMMAND,
sc->sc_command | SEEQ_CMD_RX_INTACK); sc->sc_command | SEEQ_CMD_RX_INTACK);
/* Install a watchdog timer needed atm to fixed rx lockups */
ifp->if_timer = SEEQ_TIMEOUT;
/* Processes the received packets */ /* Processes the received packets */
eagetpackets(sc); ea_getpackets(sc);
#if 0 #if 0
@ -953,7 +1049,7 @@ seeq8005intr(void *arg)
void void
eagetpackets(struct seeq8005_softc *sc) ea_getpackets(struct seeq8005_softc *sc)
{ {
bus_space_tag_t iot = sc->sc_iot; bus_space_tag_t iot = sc->sc_iot;
bus_space_handle_t ioh = sc->sc_ioh; bus_space_handle_t ioh = sc->sc_ioh;
@ -997,7 +1093,7 @@ eagetpackets(struct seeq8005_softc *sc)
len = (ptr - addr) - 4; len = (ptr - addr) - 4;
if (len < 0) if (len < 0)
len += SEEQ_RX_BUFFER_SIZE; len += sc->sc_rx_bufsize;
#ifdef SEEQ_RX_DEBUG #ifdef SEEQ_RX_DEBUG
dprintf(("len=%04x\n", len)); dprintf(("len=%04x\n", len));
@ -1012,7 +1108,7 @@ eagetpackets(struct seeq8005_softc *sc)
* Did we have any errors? then note error and go to * Did we have any errors? then note error and go to
* next packet * next packet
*/ */
if (__predict_false(status & 0x0f)) { if (__predict_false(status & SEEQ_RXSTAT_ERROR_MASK)) {
++ifp->if_ierrors; ++ifp->if_ierrors;
log(LOG_WARNING, log(LOG_WARNING,
"%s: rx packet error (%02x) - dropping packet\n", "%s: rx packet error (%02x) - dropping packet\n",
@ -1041,7 +1137,7 @@ eagetpackets(struct seeq8005_softc *sc)
ifp->if_ipackets++; ifp->if_ipackets++;
/* Pass data up to upper levels. */ /* Pass data up to upper levels. */
earead(sc, addr + 4, len); ea_read(sc, addr + 4, len);
addr = ptr; addr = ptr;
++pack; ++pack;
@ -1071,7 +1167,7 @@ eagetpackets(struct seeq8005_softc *sc)
*/ */
static void static void
earead(struct seeq8005_softc *sc, int addr, int len) ea_read(struct seeq8005_softc *sc, int addr, int len)
{ {
struct mbuf *m; struct mbuf *m;
struct ifnet *ifp; struct ifnet *ifp;
@ -1079,7 +1175,7 @@ earead(struct seeq8005_softc *sc, int addr, int len)
ifp = &sc->sc_ethercom.ec_if; ifp = &sc->sc_ethercom.ec_if;
/* Pull packet off interface. */ /* Pull packet off interface. */
m = eaget(sc, addr, len, ifp); m = ea_get(sc, addr, len, ifp);
if (m == 0) if (m == 0)
return; return;
@ -1107,7 +1203,7 @@ earead(struct seeq8005_softc *sc, int addr, int len)
*/ */
struct mbuf * struct mbuf *
eaget(struct seeq8005_softc *sc, int addr, int totlen, struct ifnet *ifp) ea_get(struct seeq8005_softc *sc, int addr, int totlen, struct ifnet *ifp)
{ {
struct mbuf *top, **mp, *m; struct mbuf *top, **mp, *m;
int len; int len;
@ -1162,8 +1258,8 @@ eaget(struct seeq8005_softc *sc, int addr, int totlen, struct ifnet *ifp)
m->m_data = newdata; m->m_data = newdata;
} }
ea_readbuf(sc, mtod(m, u_char *), ea_readbuf(sc, mtod(m, u_char *),
cp < SEEQ_MAX_BUFFER_SIZE ? cp : cp - SEEQ_RX_BUFFER_SIZE, cp < SEEQ_MAX_BUFFER_SIZE ? cp : cp - sc->sc_rx_bufsize,
len); len);
cp += len; cp += len;
*mp = m; *mp = m;
mp = &m->m_next; mp = &m->m_next;
@ -1205,15 +1301,104 @@ ea_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data)
} }
/* Must be called at splnet() */ /* Must be called at splnet() */
static void static void
ea_mc_reset(struct seeq8005_softc *sc) ea_mc_reset(struct seeq8005_softc *sc)
{
switch (sc->sc_variant) {
case SEEQ_8004:
ea_mc_reset_8004(sc);
return;
case SEEQ_8005:
ea_mc_reset_8005(sc);
return;
}
}
static void
ea_mc_reset_8004(struct seeq8005_softc *sc)
{
struct ethercom *ec = &sc->sc_ethercom;
struct ifnet *ifp = &ec->ec_if;
struct ether_multi *enm;
u_int8_t *cp, c;
u_int32_t crc;
int i, len;
struct ether_multistep step;
u_int8_t af[8];
/*
* Set up multicast address filter by passing all multicast addresses
* through a crc generator, and then using bits 2 - 7 as an index
* into the 64 bit logical address filter. The high order bits
* selects the word, while the rest of the bits select the bit within
* the word.
*/
if (ifp->if_flags & IFF_PROMISC) {
ifp->if_flags |= IFF_ALLMULTI;
for (i = 0; i < 8; i++)
af[i] = 0xff;
return;
}
for (i = 0; i < 8; i++)
af[i] = 0;
ETHER_FIRST_MULTI(step, ec, enm);
while (enm != NULL) {
if (bcmp(enm->enm_addrlo, enm->enm_addrhi,
sizeof(enm->enm_addrlo)) != 0) {
/*
* We must listen to a range of multicast addresses.
* For now, just accept all multicasts, rather than
* trying to set only those filter bits needed to match
* the range. (At this time, the only use of address
* ranges is for IP multicast routing, for which the
* range is big enough to require all bits set.)
*/
ifp->if_flags |= IFF_ALLMULTI;
for (i = 0; i < 8; i++)
af[i] = 0xff;
return;
}
cp = enm->enm_addrlo;
crc = 0xffffffff;
for (len = sizeof(enm->enm_addrlo); --len >= 0;) {
c = *cp++;
for (i = 8; --i >= 0;) {
if (((crc & 0x80000000) ? 1 : 0) ^ (c & 0x01)) {
crc <<= 1;
crc ^= 0x04c11db6 | 1;
} else
crc <<= 1;
c >>= 1;
}
}
/* Just want the 6 most significant bits. */
crc = (crc >> 2) & 0x3f;
/* Turn on the corresponding bit in the filter. */
af[crc >> 3] |= 1 << (crc & 0x7);
ETHER_NEXT_MULTI(step, enm);
}
ifp->if_flags &= ~IFF_ALLMULTI;
ea_select_buffer(sc, SEEQ_BUFCODE_MULTICAST);
for (i = 0; i < 8; ++i)
bus_space_write_1(sc->sc_iot, sc->sc_ioh,
SEEQ_BUFWIN, af[i]);
}
static void
ea_mc_reset_8005(struct seeq8005_softc *sc)
{ {
struct ether_multi *enm; struct ether_multi *enm;
struct ether_multistep step; struct ether_multistep step;
int naddr, maxaddrs; int naddr, maxaddrs;
naddr = 0; naddr = 0;
maxaddrs = (sc->sc_flags & SEEQ8005_80C04) ? 5 : 0; maxaddrs = 5;
ETHER_FIRST_MULTI(step, &sc->sc_ethercom, enm); ETHER_FIRST_MULTI(step, &sc->sc_ethercom, enm);
while (enm != NULL) { while (enm != NULL) {
/* Have we got space? */ /* Have we got space? */
@ -1223,13 +1408,13 @@ ea_mc_reset(struct seeq8005_softc *sc)
ea_ioctl(&sc->sc_ethercom.ec_if, SIOCSIFFLAGS, NULL); ea_ioctl(&sc->sc_ethercom.ec_if, SIOCSIFFLAGS, NULL);
return; return;
} }
ea_set_address(sc, naddr, enm->enm_addrlo); ea_set_address(sc, 1 + naddr, enm->enm_addrlo);
sc->sc_config1 |= SEEQ_CFG1_STATION_ADDR0 << naddr; sc->sc_config1 |= SEEQ_CFG1_STATION_ADDR1 << naddr;
naddr++; naddr++;
ETHER_NEXT_MULTI(step, enm); ETHER_NEXT_MULTI(step, enm);
} }
for (; naddr < maxaddrs; naddr++) for (; naddr < maxaddrs; naddr++)
sc->sc_config1 &= ~(SEEQ_CFG1_STATION_ADDR0 << naddr); sc->sc_config1 &= ~(SEEQ_CFG1_STATION_ADDR1 << naddr);
bus_space_write_2(sc->sc_iot, sc->sc_ioh, SEEQ_CONFIG1, bus_space_write_2(sc->sc_iot, sc->sc_ioh, SEEQ_CONFIG1,
sc->sc_config1); sc->sc_config1);
} }

35
sys/dev/ic/seeq8005var.h
View File

@ -1,4 +1,4 @@
/* $NetBSD: seeq8005var.h,v 1.2 2000/09/21 22:20:38 bjh21 Exp $ */ /* $NetBSD: seeq8005var.h,v 1.3 2001/03/24 20:38:41 bjh21 Exp $ */
/* /*
* Copyright (c) 2000 Ben Harris * Copyright (c) 2000 Ben Harris
@ -36,27 +36,52 @@
#ifndef _SEEQ8005VAR_H_ #ifndef _SEEQ8005VAR_H_
#define _SEEQ8005VAR_H_ #define _SEEQ8005VAR_H_
#include <net/if_media.h>
/* Enumerate the possible cip variants */
enum seeq_variant {
SEEQ_8004, SEEQ_8005
};
/* /*
* per-line info and status * per-line info and status
*/ */
struct seeq8005_softc { struct seeq8005_softc {
struct device sc_dev; struct device sc_dev;
/* These fields should be initialised by the board driver. */ /* These fields should be initialised by the board driver. */
bus_space_tag_t sc_iot; /* I/O base addr */ bus_space_tag_t sc_iot; /* I/O base addr */
bus_space_handle_t sc_ioh; bus_space_handle_t sc_ioh;
int (*sc_mediachange)(struct seeq8005_softc *);
void (*sc_mediastatus)(struct seeq8005_softc *, struct ifmediareq *);
/* These fields are used internally by the seeq8005 driver. */ /* These fields are used internally by the seeq8005 driver. */
struct ethercom sc_ethercom; /* Ethernet common */ struct ethercom sc_ethercom; /* Ethernet common */
struct ifmedia sc_media; /* supported media information */
int sc_config1; /* Current config1 bits */ int sc_config1; /* Current config1 bits */
int sc_config2; /* Current config2 bits */ int sc_config2; /* Current config2 bits */
int sc_config3; /* Current config3 bits 8004 only */
int sc_command; /* Current command bits */ int sc_command; /* Current command bits */
u_int sc_rx_ptr; /* Receive buffer pointer */ u_int sc_rx_ptr; /* Receive buffer pointer */
u_int sc_tx_ptr; /* Transmit buffer pointer */
u_int sc_flags; /* Assorted flags: */ u_int sc_tx_bufs; /* Number of tx buffers */
#define SEEQ8005_80C04 0x01 /* Chip is actually an 80C04. */ u_int sc_tx_used; /* Number of tx buffers in use */
u_int sc_tx_cur; /* Next tx buffer to transmit */
u_int sc_tx_next; /* Next tx buffer to fill */
u_int sc_buffersize; /* Size of packet buffer */
u_int sc_tx_bufsize; /* Size of TX packet buffer */
u_int sc_rx_bufsize; /* Size of RX packet buffer */
int sc_enabled; /* Enabled state */
enum seeq_variant sc_variant; /* Chip variant */
}; };
extern void seeq8005_attach(struct seeq8005_softc *, const u_int8_t *); extern void seeq8005_attach(struct seeq8005_softc *, const u_int8_t *, int *,
int, int);
extern int seeq8005intr(void *); extern int seeq8005intr(void *);
#endif #endif