Minor tweaks to the color framebuffer code -- still don't know what the deal
with the interrupt is.
This commit is contained in:
parent
a9b14e04b8
commit
a0ca611f94
|
@ -1,4 +1,4 @@
|
||||||
/* $NetBSD: nextdisplay.c,v 1.14 2003/10/01 01:25:06 mycroft Exp $ */
|
/* $NetBSD: nextdisplay.c,v 1.15 2003/10/05 22:00:25 mycroft Exp $ */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 1998 Matt DeBergalis
|
* Copyright (c) 1998 Matt DeBergalis
|
||||||
|
@ -31,7 +31,7 @@
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#include <sys/cdefs.h>
|
#include <sys/cdefs.h>
|
||||||
__KERNEL_RCSID(0, "$NetBSD: nextdisplay.c,v 1.14 2003/10/01 01:25:06 mycroft Exp $");
|
__KERNEL_RCSID(0, "$NetBSD: nextdisplay.c,v 1.15 2003/10/05 22:00:25 mycroft Exp $");
|
||||||
|
|
||||||
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
|
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
|
||||||
|
|
||||||
|
@ -303,7 +303,7 @@ nextdisplay_intr(arg)
|
||||||
x = *(volatile uint8_t *)IIOV(NEXT_P_C16_CMD_REG);
|
x = *(volatile uint8_t *)IIOV(NEXT_P_C16_CMD_REG);
|
||||||
printf("I%02x", x);
|
printf("I%02x", x);
|
||||||
#endif
|
#endif
|
||||||
*(volatile uint8_t *)IIOV(NEXT_P_C16_CMD_REG) |= 0x01;
|
*(volatile uint8_t *)IIOV(NEXT_P_C16_CMD_REG) = 0x05;
|
||||||
return (1);
|
return (1);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
/* $NetBSD: cpu.h,v 1.24 2003/10/01 01:25:06 mycroft Exp $ */
|
/* $NetBSD: cpu.h,v 1.25 2003/10/05 22:00:25 mycroft Exp $ */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 1982, 1990, 1993
|
* Copyright (c) 1982, 1990, 1993
|
||||||
|
@ -278,11 +278,11 @@ void next68k_calibrate_delay __P((void));
|
||||||
#define NEXT_P_EVENTC (NEXT_SLOT_ID_BMAP+0x0201a000)
|
#define NEXT_P_EVENTC (NEXT_SLOT_ID_BMAP+0x0201a000)
|
||||||
#define NEXT_P_BMAP (NEXT_SLOT_ID+0x020c0000)
|
#define NEXT_P_BMAP (NEXT_SLOT_ID+0x020c0000)
|
||||||
/* All COLOR_FB registers are 1 byte wide */
|
/* All COLOR_FB registers are 1 byte wide */
|
||||||
#define NEXT_P_C16_DAC_0 (NEXT_SLOT_ID+0x02018100) /* COLOR_FB - RAMDAC */
|
#define NEXT_P_C16_DAC_0 (NEXT_SLOT_ID_BMAP+0x02018100) /* COLOR_FB - RAMDAC */
|
||||||
#define NEXT_P_C16_DAC_1 (NEXT_SLOT_ID+0x02018101)
|
#define NEXT_P_C16_DAC_1 (NEXT_SLOT_ID_BMAP+0x02018101)
|
||||||
#define NEXT_P_C16_DAC_2 (NEXT_SLOT_ID+0x02018102)
|
#define NEXT_P_C16_DAC_2 (NEXT_SLOT_ID_BMAP+0x02018102)
|
||||||
#define NEXT_P_C16_DAC_3 (NEXT_SLOT_ID+0x02018103)
|
#define NEXT_P_C16_DAC_3 (NEXT_SLOT_ID_BMAP+0x02018103)
|
||||||
#define NEXT_P_C16_CMD_REG (NEXT_SLOT_ID+0x02018180) /* COLOR_FB - CSR */
|
#define NEXT_P_C16_CMD_REG (NEXT_SLOT_ID_BMAP+0x02018180) /* COLOR_FB - CSR */
|
||||||
|
|
||||||
/* system control registers */
|
/* system control registers */
|
||||||
#define NEXT_P_MEMTIMING (NEXT_SLOT_ID_BMAP+0x02006010)
|
#define NEXT_P_MEMTIMING (NEXT_SLOT_ID_BMAP+0x02006010)
|
||||||
|
|
Loading…
Reference in New Issue