proper name for SB-1 is ... SB-1 (not SB1).
This commit is contained in:
parent
6e46cc7242
commit
9ace356dba
|
@ -1,4 +1,4 @@
|
|||
/* $NetBSD: mips_machdep.c,v 1.173 2004/02/13 11:36:15 wiz Exp $ */
|
||||
/* $NetBSD: mips_machdep.c,v 1.174 2004/03/09 00:47:14 cgd Exp $ */
|
||||
|
||||
/*
|
||||
* Copyright 2002 Wasabi Systems, Inc.
|
||||
|
@ -119,7 +119,7 @@
|
|||
|
||||
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
|
||||
|
||||
__KERNEL_RCSID(0, "$NetBSD: mips_machdep.c,v 1.173 2004/02/13 11:36:15 wiz Exp $");
|
||||
__KERNEL_RCSID(0, "$NetBSD: mips_machdep.c,v 1.174 2004/03/09 00:47:14 cgd Exp $");
|
||||
|
||||
#include "opt_cputype.h"
|
||||
|
||||
|
@ -412,11 +412,11 @@ static const struct pridtab cputab[] = {
|
|||
MIPS32_FLAGS | CPU_MIPS_NO_WAIT | CPU_MIPS_I_D_CACHE_COHERENT,
|
||||
"Au1100 (Rev 2 core)" },
|
||||
|
||||
/* The SB1 CPUs use a CCA of 5 - "Cacheable Coherent Shareable" */
|
||||
/* The SB-1 CPU uses a CCA of 5 - "Cacheable Coherent Shareable" */
|
||||
{ MIPS_PRID_CID_SIBYTE, MIPS_SB1, -1, -1, -1, 0,
|
||||
MIPS64_FLAGS | CPU_MIPS_D_CACHE_COHERENT |
|
||||
CPU_MIPS_HAVE_SPECIAL_CCA | (5 << CPU_MIPS_CACHED_CCA_SHIFT),
|
||||
"SB1" },
|
||||
"SB-1" },
|
||||
|
||||
{ 0, 0, 0, 0, 0, 0,
|
||||
0, NULL }
|
||||
|
|
Loading…
Reference in New Issue