Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Make tlb dump DDB command have 'D' indication for TLB 'dirty bit'. MIPS 

processor is one of processors with no 'referenced bit' nor 'modified bit'
processor machinary.  Those functions are implemented combining two
hardware bits, 'dirty bit' and 'valid bit', with TLBmod exception handler.
This commit is contained in:
nisimura 1999-05-20 03:34:06 +00:00
parent 93c1a6ec55
commit 7d44b47145
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
sys/arch/mips/mips/db_interface.c
View File

@ -1,4 +1,4 @@
/* $NetBSD: db_interface.c,v 1.15 1999/04/24 08:10:39 simonb Exp $ */
/* $NetBSD: db_interface.c,v 1.16 1999/05/20 03:34:06 nisimura Exp $ */
/*
* Mach Operating System
@ -291,7 +291,7 @@ db_tlbdump_cmd(addr, have_addr, count, modif)
i, tlb.tlb_hi,
tlb.tlb_lo & MIPS1_PG_FRAME);
db_printf(" %c%c%c\n",
(tlb.tlb_lo & MIPS1_PG_M) ? 'M' : ' ',
(tlb.tlb_lo & MIPS1_PG_M) ? 'D' : ' ',
(tlb.tlb_lo & MIPS1_PG_G) ? 'G' : ' ',
(tlb.tlb_lo & MIPS1_PG_N) ? 'N' : ' ');
}
@ -309,12 +309,12 @@ db_tlbdump_cmd(addr, have_addr, count, modif)
i, tlb.tlb_hi);
db_printf("Lo0=0x%08x %c%c attr %x",
(unsigned)pfn_to_vad(tlb.tlb_lo0),
(tlb.tlb_lo0 & MIPS3_PG_M) ? 'M' : ' ',
(tlb.tlb_lo0 & MIPS3_PG_M) ? 'D' : ' ',
(tlb.tlb_lo0 & MIPS3_PG_G) ? 'G' : ' ',
(tlb.tlb_lo0 >> 3) & 7);
db_printf("Lo1=0x%08x %c%c atr %x sz=%x\n",
(unsigned)pfn_to_vad(tlb.tlb_lo1),
(tlb.tlb_lo1 & MIPS3_PG_M) ? 'M' : ' ',
(tlb.tlb_lo1 & MIPS3_PG_M) ? 'D' : ' ',
(tlb.tlb_lo1 & MIPS3_PG_G) ? 'G' : ' ',
(tlb.tlb_lo1 >> 3) & 7,
tlb.tlb_mask);