Protect uses of MIPS_R5000 with #ifndef ENABLE_MIPS_R3NKK in new code just
as the old code does.
This commit is contained in:
parent
33fcc94c6f
commit
67cca2386c
|
@ -1,4 +1,4 @@
|
||||||
/* $NetBSD: cache.c,v 1.18 2003/03/08 04:43:24 rafal Exp $ */
|
/* $NetBSD: cache.c,v 1.19 2003/03/08 05:18:25 rafal Exp $ */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright 2001, 2002 Wasabi Systems, Inc.
|
* Copyright 2001, 2002 Wasabi Systems, Inc.
|
||||||
|
@ -826,9 +826,14 @@ mips3_get_cache_config(int csizebase)
|
||||||
mips_cache_prefer_mask =
|
mips_cache_prefer_mask =
|
||||||
max(mips_pdcache_size, mips_picache_size) - 1;
|
max(mips_pdcache_size, mips_picache_size) - 1;
|
||||||
|
|
||||||
if (MIPS_PRID_IMPL(cpu_id) == MIPS_R5000 ||
|
switch(MIPS_PRID_IMPL(cpu_id)) {
|
||||||
MIPS_PRID_IMPL(cpu_id) == MIPS_RM5200)
|
#ifndef ENABLE_MIPS_R3NKK
|
||||||
|
case MIPS_R5000:
|
||||||
|
#endif
|
||||||
|
case MIPS_RM5200:
|
||||||
has_sdcache_enable = 1;
|
has_sdcache_enable = 1;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* If CPU has a software-enabled L2 cache, check both if it's
|
* If CPU has a software-enabled L2 cache, check both if it's
|
||||||
|
|
Loading…
Reference in New Issue