Forgot to remove mips_hardware_intr global variable.

This commit is contained in:
nisimura 2000-04-11 06:50:37 +00:00
parent 156e51244a
commit 678a23b345
6 changed files with 12 additions and 21 deletions

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_3100.c,v 1.27 2000/04/11 02:43:54 nisimura Exp $ */
/* $NetBSD: dec_3100.c,v 1.28 2000/04/11 06:50:37 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -113,8 +113,6 @@ dec_3100_init()
platform.memsize = memsize_scan;
/* no high resolution timer available */
mips_hardware_intr = dec_3100_intr;
splvec.splbio = MIPS_SPL0;
splvec.splnet = MIPS_SPL_0_1;
splvec.spltty = MIPS_SPL_0_1_2;

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_3max.c,v 1.29 2000/04/11 02:43:55 nisimura Exp $ */
/* $NetBSD: dec_3max.c,v 1.30 2000/04/11 06:50:37 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -73,7 +73,7 @@
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dec_3max.c,v 1.29 2000/04/11 02:43:55 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: dec_3max.c,v 1.30 2000/04/11 06:50:37 nisimura Exp $");
#include <sys/param.h>
#include <sys/systm.h>
@ -122,8 +122,6 @@ dec_3max_init()
*(u_int32_t *)MIPS_PHYS_TO_KSEG1(KN02_SYS_ERRADR) = 0;
kn02_wbflush();
mips_hardware_intr = dec_3max_intr;
splvec.splbio = MIPS_SPL0;
splvec.splnet = MIPS_SPL0;
splvec.spltty = MIPS_SPL0;

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_3maxplus.c,v 1.38 2000/04/11 02:43:55 nisimura Exp $ */
/* $NetBSD: dec_3maxplus.c,v 1.39 2000/04/11 06:50:37 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -73,7 +73,7 @@
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dec_3maxplus.c,v 1.38 2000/04/11 02:43:55 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: dec_3maxplus.c,v 1.39 2000/04/11 06:50:37 nisimura Exp $");
#include <sys/param.h>
#include <sys/systm.h>
@ -132,8 +132,7 @@ dec_3maxplus_init()
kn03_wbflush();
ioasic_base = MIPS_PHYS_TO_KSEG1(KN03_SYS_ASIC);
mips_hardware_intr = dec_3maxplus_intr;
/*
* 3MAX+ IOASIC interrupts come through INT 0, while
* clock interrupt does via INT 1. splclock and splstatclock

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_3min.c,v 1.39 2000/04/11 02:43:55 nisimura Exp $ */
/* $NetBSD: dec_3min.c,v 1.40 2000/04/11 06:50:38 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -73,7 +73,7 @@
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dec_3min.c,v 1.39 2000/04/11 02:43:55 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: dec_3min.c,v 1.40 2000/04/11 06:50:38 nisimura Exp $");
#include <sys/param.h>
#include <sys/systm.h>
@ -136,7 +136,6 @@ dec_3min_init()
kn02ba_wbflush();
ioasic_base = MIPS_PHYS_TO_KSEG1(KMIN_SYS_ASIC);
mips_hardware_intr = dec_3min_intr;
/*
* Since all the motherboard interrupts come through the

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_5100.c,v 1.24 2000/04/11 02:43:56 nisimura Exp $ */
/* $NetBSD: dec_5100.c,v 1.25 2000/04/11 06:50:38 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -31,7 +31,7 @@
*/
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dec_5100.c,v 1.24 2000/04/11 02:43:56 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: dec_5100.c,v 1.25 2000/04/11 06:50:38 nisimura Exp $");
#include <sys/param.h>
#include <sys/systm.h>
@ -74,8 +74,6 @@ dec_5100_init()
/* set correct wbflush routine for this motherboard */
mips_set_wbflush(kn230_wbflush);
mips_hardware_intr = dec_5100_intr;
splvec.splbio = MIPS_SPL1;
splvec.splnet = MIPS_SPL1;
splvec.spltty = MIPS_SPL_0_1;

View File

@ -1,4 +1,4 @@
/* $NetBSD: dec_maxine.c,v 1.30 2000/04/11 02:43:56 nisimura Exp $ */
/* $NetBSD: dec_maxine.c,v 1.31 2000/04/11 06:50:38 nisimura Exp $ */
/*
* Copyright (c) 1998 Jonathan Stone. All rights reserved.
@ -73,7 +73,7 @@
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: dec_maxine.c,v 1.30 2000/04/11 02:43:56 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: dec_maxine.c,v 1.31 2000/04/11 06:50:38 nisimura Exp $");
#include <sys/param.h>
#include <sys/systm.h>
@ -132,7 +132,6 @@ dec_maxine_init()
kn02ca_wbflush();
ioasic_base = MIPS_PHYS_TO_KSEG1(XINE_SYS_ASIC);
mips_hardware_intr = dec_maxine_intr;
/*
* MAXINE IOASIC interrupts come through INT 3, while