add VR4131 releated definisions and change.

This commit is contained in:
sato 2001-09-07 16:02:56 +00:00
parent 18b82a6732
commit 5e44e9de0e
1 changed files with 81 additions and 15 deletions

View File

@ -28,7 +28,7 @@
/*
* definition for identify VR series cpu
* $NetBSD: vrcpudef.h,v 1.2 2001/04/17 15:45:20 sato Exp $
* $NetBSD: vrcpudef.h,v 1.3 2001/09/07 16:02:56 sato Exp $
*
* REQUIRE #include "opt_vr41xx.h" before using this header.
*/
@ -44,6 +44,7 @@
#define VRID_4111 0x2 /* VR4111 */
#define VRID_4121 0x3 /* VR4121 */
#define VRID_4122 0x4 /* VR4122 */
#define VRID_4131 0x5 /* VR4131 */
/* conflict other cpu */
#define VRID_4181 0x10 /* VR4181 conflict VR4101 */
@ -57,13 +58,14 @@
* or vr4102, vr4111, vr4121 (vrip address and registers are same)
* vr4111 group: vr4111, vr4121, vr4122 (some registers are same)
* or vr4111, vr4121 (vrip address and registers are same)
* vr4121 group: vr4121, (vr4131?) (vrip address and registers are same)
* vr4122 group: vr4122, vr4131 (vrip address and registers are same)
*
* REQUIRE #include "opt_vr41xx.h" before using this definition.
*/
#if defined VR4181
#define VRGROUP_4181 VRID_4181
#endif /* defined VR4181 */
#if defined VR4101
#define VRGROUP_4101 VRID_4101
#endif /* defined VR4101 */
@ -72,11 +74,13 @@
#define VRGROUP_4102 VRID_4102
#define VRGROUP_4102_4121 VRID_4102
#define VRGROUP_4102_4122 VRID_4102
#define VRGROUP_4102_4131 VRID_4102
#endif /* defined VR4102 */
#if defined VR4111
#define VRGROUP_4111_4121 VRID_4111
#define VRGROUP_4111_4122 VRID_4111
#define VRGROUP_4111_4131 VRID_4111
#ifndef VRGROUP_4102_4121
#define VRGROUP_4102_4121 VRID_4111
@ -86,9 +90,16 @@
#define VRGROUP_4102_4122 VRID_4111
#endif /* VRGROUP_4102_4122 */
#ifndef VRGROUP_4102_4131
#define VRGROUP_4102_4131 VRID_4111
#endif /* VRGROUP_4102_4131 */
#endif /* defined VR4111 */
#if defined VR4121
#define VRGROUP_4121_4122 VRID_4121
#define VRGROUP_4121_4131 VRID_4131
#ifndef VRGROUP_4111_4121
#define VRGROUP_4111_4121 VRID_4121
#endif /* VRGROUP_4111_4121 */
@ -97,6 +108,10 @@
#define VRGROUP_4111_4122 VRID_4121
#endif /* VRGROUP_4111_4122 */
#ifndef VRGROUP_4111_4131
#define VRGROUP_4111_4131 VRID_4121
#endif /* VRGROUP_4111_4131 */
#ifndef VRGROUP_4102_4121
#define VRGROUP_4102_4121 VRID_4121
#endif /* VRGROUP_4102_4121 */
@ -105,45 +120,88 @@
#define VRGROUP_4102_4122 VRID_4121
#endif /* VRGROUP_4102_4122 */
#ifndef VRGROUP_4102_4131
#define VRGROUP_4102_4131 VRID_4121
#endif /* VRGROUP_4102_4131 */
#endif /* VR4121 */
#if defined VR4122
#define VRGROUP_4122 VRID_4122
#ifndef VRGROUP_4102_4122
#define VRGROUP_4102_4122 VRID_4122
#endif /* VRGROUP_4102_4122 */
#ifndef VRGROUP_4122_4131
#define VRGROUP_4122_4131 VRID_4122
#endif /* VRGROUP_4122_4131 */
#ifndef VRGROUP_4111_4122
#define VRGROUP_4111_4122 VRID_4122
#endif /* VRGROUP_4111_4122 */
#ifndef VRGROUP_4111_4131
#define VRGROUP_4111_4131 VRID_4122
#endif /* VRGROUP_4111_4131 */
#ifndef VRGROUP_4102_4122
#define VRGROUP_4102_4122 VRID_4122
#endif /* VRGROUP_4102_4122 */
#ifndef VRGROUP_4102_4131
#define VRGROUP_4102_4131 VRID_4122
#endif /* VRGROUP_4102_4131 */
#endif /* VR4122 */
#if defined VR4131
#define VRGROUP_4131 VRID_4131
#ifndef VRGROUP_4122_4131
#define VRGROUP_4122_4131 VRID_4131
#endif /* VRGROUP_4122_4131 */
#ifndef VRGROUP_4111_4131
#define VRGROUP_4111_4131 VRID_4131
#endif /* VRGROUP_4111_4131 */
#ifndef VRGROUP_4102_4131
#define VRGROUP_4102_4131 VRID_4131
#endif /* VRGROUP_4102_4131 */
#endif /* VR4131 */
/*
* identify one cpu only
*/
#if defined VR4181 && !defined VR4101 && !defined VRGROUP_4102_4122
#if defined VR4181 && !defined VR4101 && !defined VRGROUP_4102_4131
#define ONLY_VR4181 VRID_4181
#endif /* ONLY_VR4181 */
#if !defined VR4181 && defined VR4101 && !defined VRGROUP_4102_4122
#if !defined VR4181 && defined VR4101 && !defined VRGROUP_4102_4131
#define ONLY_VR4101 VRID_4101
#endif /* ONLY_VR4101 */
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && defined VR4102 && !defined VRGROUP_4111_4122
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && defined VR4102 && !defined VRGROUP_4111_4131
#define ONLY_VR4102 VRID_4102
#endif /* ONLY_VR4102 */
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VR4102 && defined VRGROUP_4111_4121 && !defined VR4122
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VR4102 && defined VRGROUP_4111_4121 && !defined VRGROUP_4122_4131
#define ONLY_VR4111_4121 VRGROUP_4111_4121
#endif /* ONLY_VR4111_4121 */
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VRGROUP_4102_4121 && defined VR4122
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VRGROUP_4102_4121 && defined VR4122 && !defined VRGROUP_4131
#define ONLY_VR4122 VRID4122
#endif /* ONLY_VR4122 */
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VRGROUP_4102_4121 && !defined VRGROUP_4122 && defined VR4131
#define ONLY_VR4131 VRID4131
#endif /* ONLY_VR4131 */
#if !defined VRGROUP_4181 && !defined VRGROUP_4101 && !defined VRGROUP_4102_4121 && defined VRGROUP_VR4122_4131
#define ONLY_VR4122_4131 VRGROUP_4122_4131
#endif /* ONLY_VR4131 */
#if defined ONLY_VR4181
#define ONLY_VR_SPECIFIED ONLY_VR4181
#endif /* defined ONLY_VR4181 */
@ -160,10 +218,18 @@
#define ONLY_VR_SPECIFIED ONLY_VR4111_4121
#endif /* defined ONLY_VR4111_4121 */
#if !defined ONLY_VR_SPECIFIED && defined ONLY_VR4122_4131
#define ONLY_VR_SPECIFIED ONLY_VR4122_4131
#endif /* ONLY_VR4122 */
#if !defined ONLY_VR_SPECIFIED && defined ONLY_VR4122
#define ONLY_VR_SPECIFIED ONLY_VR4122
#endif /* ONLY_VR4122 */
#if !defined ONLY_VR_SPECIFIED && defined ONLY_VR4131
#define ONLY_VR_SPECIFIED ONLY_VR4131
#endif /* ONLY_VR4131 */
/*
* identify single vrip base address
*/
@ -171,12 +237,12 @@
#define SINGLE_VRIP_BASE ONLY_VR4181
#endif /* defined ONLY_VR4181 */
#if defined ONLY_VR4122
#define SINGLE_VRIP_BASE ONLY_VR4122
#endif /* defined ONLY_VR4122 */
#if !defined VR4181 && !defined VR4122 && defined VRGROUP_4102_4121
#if !defined VR4181 && defined VRGROUP_4102_4121 && !defined VRGROUP_4122_4131
#define SINGLE_VRIP_BASE VRGROUP_4102_4121
#endif
#if !defined VR4181 && !defined VRGROUP_4102_4121 && defined VRGROUP_4122_4131
#define SINGLE_VRIP_BASE VRGROUP_4122_4131
#endif
/* end */