Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

A driver for DPT EATA SCSI adapters. dpt.c contains a brief TODO list.

Browse Source
This commit is contained in:
ad 1999-09-27 23:41:47 +00:00
parent 002c3f9216
commit 48a0b6237a
4 changed files with 1680 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1167
sys/dev/ic/dpt.c Normal file
View File

File diff suppressed because it is too large Load Diff

297
sys/dev/ic/dptreg.h Normal file
View File

@ -0,0 +1,297 @@
/* $NetBSD: dptreg.h,v 1.1 1999/09/27 23:41:47 ad Exp $ */
/*
* Copyright (c) 1999 Andy Doran <ad@NetBSD.org>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#ifndef _IC_DPTREG_H_
#define _IC_DPTREG_H_ 1
/* Hardware limits */
#define DPT_MAX_TARGETS 16
#define DPT_MAX_LUNS 8
#define DPT_MAX_CHANNELS 3
/* Software parameters */
#define DPT_MAX_XFER ((DPT_SG_SIZE - 1) << PGSHIFT)
#define DPT_MAX_CCBS 256
#define DPT_SG_SIZE 64
#define DPT_ABORT_TIMEOUT 2000
#ifdef _KERNEL
#if BYTE_ORDER == LITTLE_ENDIAN
#define SWAP32(x) bswap32((x))
#define SWAP16(x) bswap16((x))
#define RSWAP32(x) (x)
#define RSWAP16(x) (x)
#else
#define SWAP32(x) (x)
#define SWAP16(x) (x)
#define RSWAP32(x) bswap32((x))
#define RSWAP16(x) bswap16((x))
#endif
#define dpt_inb(x, o) \
bus_space_read_1((x)->sc_iot, (x)->sc_ioh, (o))
#define dpt_inw(x, o) \
RSWAP16(bus_space_read_2((x)->sc_iot, (x)->sc_ioh, (o)))
#define dpt_inl(x, o) \
RSWAP32(bus_space_read_4((x)->sc_iot, (x)->sc_ioh, (o)))
#define dpt_outb(x, o, d) \
bus_space_write_1((x)->sc_iot, (x)->sc_ioh, (o), (d))
#define dpt_outw(x, o, d) \
bus_space_write_2((x)->sc_iot, (x)->sc_ioh, (o), RSWAP16(d))
#define dpt_outl(x, o, d) \
bus_space_write_4((x)->sc_iot, (x)->sc_ioh, (o), RSWAP32(d))
#endif /* _KERNEL */
/*
* HBA registers
*/
#define HA_BASE 0x10
#define HA_DATA (HA_BASE + 0)
#define HA_ERROR (HA_BASE + 1)
#define HA_DMA_BASE (HA_BASE + 2)
#define HA_ICMD_CODE2 (HA_BASE + 4)
#define HA_ICMD_CODE1 (HA_BASE + 5)
#define HA_ICMD (HA_BASE + 6)
/* EATA commands. There are many more the we don't define or use. */
#define HA_COMMAND (HA_BASE + 7)
#define CP_PIO_GETCFG 0xf0 /* Read configuration data, PIO */
#define CP_PIO_CMD 0xf2 /* Execute command, PIO */
#define CP_DMA_GETCFG 0xfd /* Read configuration data, DMA */
#define CP_DMA_CMD 0xff /* Execute command, DMA */
#define CP_PIO_TRUNCATE 0xf4 /* Truncate transfer command, PIO */
#define CP_RESET 0xf9 /* Reset controller and SCSI bus */
#define CP_REBOOT 0x06 /* Reboot controller (last resort) */
#define CP_IMMEDIATE 0xfa /* EATA immediate command */
#define CPI_GEN_ABORT 0x00 /* Generic abort */
#define CPI_SPEC_RESET 0x01 /* Specific reset */
#define CPI_BUS_RESET 0x02 /* Bus reset */
#define CPI_SPEC_ABORT 0x03 /* Specific abort */
#define CPI_QUIET_INTR 0x04 /* ?? */
#define CPI_ROM_DL_EN 0x05 /* ?? */
#define CPI_COLD_BOOT 0x06 /* Cold boot HBA */
#define CPI_FORCE_IO 0x07 /* ?? */
#define CPI_BUS_OFFLINE 0x08 /* Set SCSI bus offline */
#define CPI_RESET_MSKD_BUS 0x09 /* Reset masked bus */
#define CPI_POWEROFF_WARN 0x0a /* Power about to fail */
#define HA_STATUS (HA_BASE + 7)
#define HA_ST_ERROR 0x01
#define HA_ST_INDEX 0x02
#define HA_ST_CORRECTD 0x04
#define HA_ST_DRQ 0x08
#define HA_ST_SEEK_COMPLETE 0x10
#define HA_ST_WRT_FLT 0x20
#define HA_ST_READY 0x40
#define HA_ST_BUSY 0x80
#define HA_ST_DATA_RDY (HA_ST_SEEK_COMPLETE|HA_ST_READY|HA_ST_DRQ)
#define HA_AUX_STATUS (HA_BASE + 8)
#define HA_AUX_BUSY 0x01
#define HA_AUX_INTR 0x02
/*
* Structure of an EATA command packet.
*/
struct eata_cp {
u_int8_t cp_scsireset :1; /* cause a bus reset */
u_int8_t cp_hbainit :1; /* cause HBA to reinitialize */
u_int8_t cp_autosense :1; /* auto request sense on err */
u_int8_t cp_scatter :1; /* doing SG I/O */
u_int8_t cp_quick :1; /* return no status packet */
u_int8_t cp_interpret :1; /* HBA interprets SCSI CDB */
u_int8_t cp_dataout :1; /* data out phase */
u_int8_t cp_datain :1; /* data in phase */
u_int8_t cp_senselen; /* request sense length */
u_int8_t cp_unused0[3]; /* unused */
u_int8_t cp_tophys :1; /* send to RAID component */
u_int8_t cp_unused1 :7; /* unused */
u_int8_t cp_physunit :1; /* phys unit on mirrored pair */
u_int8_t cp_noat :1; /* no address translation */
u_int8_t cp_nocache :1; /* no HBA caching */
u_int8_t cp_unused2 :5; /* unused */
u_int8_t cp_id :5; /* SCSI device id of target */
u_int8_t cp_channel :3; /* SCSI channel id */
u_int8_t cp_lun :3; /* SCSI LUN id */
u_int8_t cp_unused3 :2; /* unused */
u_int8_t cp_luntar :1; /* CP is for target ROUTINE */
u_int8_t cp_dispri :1; /* give disconnect privilege */
u_int8_t cp_identify :1; /* always true */
u_int8_t cp_msg[3]; /* message bytes 0-3 */
/* Partial SCSI CDB ref */
u_int8_t cp_scsi_cmd;
u_int8_t cp_extent :1;
u_int8_t cp_bytchk :1;
u_int8_t cp_reladr :1;
u_int8_t cp_cmplst :1;
u_int8_t cp_fmtdata :1;
u_int8_t cp_cdblun :3;
u_int8_t cp_page;
u_int8_t cp_unused4;
u_int8_t cp_len;
u_int8_t cp_link :1;
u_int8_t cp_flag :1;
u_int8_t cp_unused5 :4;
u_int8_t cp_vendor :2;
u_int8_t cp_cdbmore[6];
u_int32_t cp_datalen; /* length in bytes of data/SG list */
u_int32_t cp_ccbid; /* ID of software CCB */
u_int32_t cp_dataaddr; /* address of data/SG list */
u_int32_t cp_stataddr; /* addr for status packet */
u_int32_t cp_senseaddr; /* addr of req. sense (err only) */
};
/*
* EATA status packet as returned by controller upon command completion. It
* contains status, message info and a handle on the initiating CCB.
*/
struct eata_sp {
u_int8_t sp_hba_status : 7; /* host adapter status */
u_int8_t sp_eoc : 1; /* end of command (unsafe) */
u_int8_t sp_scsi_status; /* SCSI bus status */
u_int8_t sp_reserved[2]; /* reserved */
u_int32_t sp_inv_residue; /* bytes not transfered */
u_int32_t sp_ccbid; /* ID of software CCB */
u_int8_t sp_id_message;
u_int8_t sp_que_message;
u_int8_t sp_tag_message;
u_int8_t sp_messages[9];
};
/* HBA status as returned by status packet */
#define HA_NO_ERROR 0x00 /* No error on command */
#define HA_ERROR_SEL_TO 0x01 /* Device selection timeout */
#define HA_ERROR_CMD_TO 0x02 /* Device command timeout */
#define HA_ERROR_RESET 0x03 /* SCSI bus was reset */
#define HA_INIT_POWERUP 0x04 /* Initial controller power up */
#define HA_UNX_BUSPHASE 0x05 /* Unexpected bus phase */
#define HA_UNX_BUS_FREE 0x06 /* Unexpected bus free */
#define HA_BUS_PARITY 0x07 /* SCSI bus parity error */
#define HA_SCSI_HUNG 0x08 /* SCSI bus hung */
#define HA_UNX_MSGRJCT 0x09 /* Unexpected message reject */
#define HA_RESET_STUCK 0x0A /* SCSI bus reset stuck */
#define HA_RSENSE_FAIL 0x0B /* Auto-request sense failed */
#define HA_PARITY 0x0C /* HBA memory parity error */
#define HA_ABORT_NA 0x0D /* CP aborted - not on bus */
#define HA_ABORTED 0x0E /* CP aborted - was on bus */
#define HA_RESET_NA 0x0F /* CP reset - not on bus */
#define HA_RESET 0x10 /* CP reset - was on bus */
#define HA_ECC 0x11 /* HBA memory ECC error */
#define HA_PCI_PARITY 0x12 /* PCI parity error */
#define HA_PCI_MASTER 0x13 /* PCI master abort */
#define HA_PCI_TARGET 0x14 /* PCI target abort */
#define HA_PCI_SIGNAL_TARGET 0x15 /* PCI signalled target abort */
#define HA_ABORT 0x20 /* Software abort (too many retries) */
/*
* Scatter-gather list element.
*/
struct eata_sg {
u_int32_t sg_addr;
u_int32_t sg_len;
};
/*
* EATA configuration data as returned by HBA. XXX this is bogus, some fields
* don't *seem* to be filled on my SmartCache III. Also, it doesn't sync up
* with the structure FreeBSD uses. [ad]
*/
struct eata_cfg {
u_int8_t dc_devtype;
u_int8_t dc_pagecode;
u_int8_t dc_reserved0;
u_int8_t dc_cfglen; /* Length in bytes after this field */
u_int8_t dc_eatasig[4]; /* EATA signature */
u_int8_t dc_eataversion; /* EATA version number */
u_int8_t dc_overlapcmds : 1; /* Overlapped cmds supported */
u_int8_t dc_targetmode : 1; /* Target mode supported */
u_int8_t dc_trunnotrec : 1; /* Truncate cmd not supported */
u_int8_t dc_moresupported:1; /* More cmd supported */
u_int8_t dc_dmasupported : 1; /* DMA mode supported */
u_int8_t dc_dmanumvalid : 1; /* DMA channel field is valid */
u_int8_t dc_atadev : 1; /* This is an ATA device */
u_int8_t dc_hbavalid : 1; /* HBA field is valid */
u_int8_t dc_padlength[2]; /* Pad bytes for PIO cmds */
u_int8_t dc_hba[4]; /* Host adapter SCSI IDs */
u_int8_t dc_cplen[4]; /* Command packet length */
u_int8_t dc_splen[4]; /* Status packet length */
u_int8_t dc_queuedepth[2]; /* Controller queue depth */
u_int8_t dc_reserved1[2];
u_int8_t dc_sglen[2]; /* Maximum scatter gather list size */
u_int8_t dc_irqnum : 4; /* IRQ number */
u_int8_t dc_irqtrigger : 1; /* IRQ trigger: 0 = edge, 1 = level */
u_int8_t dc_secondary : 1; /* Controller not at address 0x170 */
u_int8_t dc_dmanum : 2; /* DMA channel index for ISA */
u_int8_t dc_irq; /* IRQ address */
u_int8_t dc_iodisable : 1; /* ISA I/O address disabled */
u_int8_t dc_forceaddr : 1; /* PCI forced to an EISA/ISA addr */
u_int8_t dc_sg64k : 1; /* 64K of SG space */
u_int8_t dc_sgunaligned : 1; /* Can do unaligned SG, otherwise 4 */
u_int8_t dc_reserved2 : 4; /* Reserved */
u_int8_t dc_maxtarget : 5; /* Maximun SCSI target ID supported */
u_int8_t dc_maxchannel : 3; /* Maximun channel number supported */
u_int8_t dc_maxlun; /* Maximum LUN supported */
u_int8_t dc_reserved3 : 3; /* Reserved field */
u_int8_t dc_autoterm : 1; /* Support auto term (low byte) */
u_int8_t dc_pcim1 : 1; /* PCI M1 chipset */
u_int8_t dc_bogusraidid : 1; /* Raid ID may be questionable */
u_int8_t dc_pci : 1; /* PCI adapter */
u_int8_t dc_eisa : 1; /* EISA adapter */
u_int8_t dc_raidnum; /* RAID host adapter humber */
};
/*
* How SCSI inquiry data breaks down for EATA boards.
*/
struct eata_inquiry_data {
u_int8_t ei_device;
u_int8_t ei_dev_qual2;
u_int8_t ei_version;
u_int8_t ei_response_format;
u_int8_t ei_additional_length;
u_int8_t ei_unused[2];
u_int8_t ei_flags;
char ei_vendor[8]; /* Vendor, e.g: DPT, NEC */
char ei_model[7]; /* Model number */
char ei_suffix[9]; /* Model number suffix */
char ei_fw[3]; /* Firmware */
char ei_fwrev[1]; /* Firmware revision */
u_int8_t ei_extra[8];
};
#endif /* !defined _IC_DPTREG_H_ */

85
sys/dev/ic/dptvar.h Normal file
View File

@ -0,0 +1,85 @@
/* $NetBSD: dptvar.h,v 1.1 1999/09/27 23:41:47 ad Exp $ */
/*
* Copyright (c) 1999 Andy Doran <ad@NetBSD.org>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#ifndef _IC_DPTVAR_H_
#define _IC_DPTVAR_H_ 1
#define DPT_CCB_OFF(sc,m) ((u_long)(m) - (u_long)((sc)->sc_ccbs))
#define CCB_ALLOC 0x01 /* CCB allocated */
#define CCB_ABORT 0x02 /* abort has been issued on this CCB */
#define CCB_INTR 0x04 /* HBA interrupted for this CCB */
#define CCB_PRIVATE 0x08 /* ours; don't talk to scsipi when done */
struct dpt_ccb {
struct eata_cp ccb_eata_cp; /* EATA command packet */
struct eata_sg ccb_sg[DPT_SG_SIZE]; /* SG element list */
volatile int ccb_flg; /* CCB flags */
int ccb_timeout; /* timeout in ms */
u_int32_t ccb_ccbpa; /* physical addr of this CCB */
bus_dmamap_t ccb_dmamap_xfer; /* dmamap for data xfers */
int ccb_hba_status; /* from status packet */
int ccb_scsi_status; /* from status packet */
int ccb_id; /* unique ID of this CCB */
TAILQ_ENTRY(dpt_ccb) ccb_chain; /* link to next CCB */
struct scsipi_sense_data ccb_sense; /* SCSI sense data on error */
struct scsipi_xfer *ccb_xs; /* initiating SCSI command */
};
struct dpt_softc {
struct device sc_dv; /* generic device data */
bus_space_handle_t sc_ioh; /* bus space handle */
struct scsipi_adapter sc_adapter;/* scsipi adapter */
struct scsipi_link sc_link[3]; /* prototype link for each channel */
bus_space_tag_t sc_iot; /* bus space tag */
bus_dma_tag_t sc_dmat; /* bus DMA tag */
bus_dmamap_t sc_dmamap_ccb; /* maps the CCBs */
void *sc_ih; /* interrupt handler cookie */
void *sc_sdh; /* shutdown hook */
struct dpt_ccb *sc_ccbs; /* all our CCBs */
struct eata_sp *sc_sp; /* EATA status packet */
int sc_spoff; /* status packet offset in dmamap */
u_int32_t sc_sppa; /* status packet physical address */
caddr_t sc_scr; /* scratch area */
int sc_scrlen; /* scratch area length */
int sc_scroff; /* scratch area offset in dmamap */
u_int32_t sc_scrpa; /* scratch area physical address */
int sc_hbaid[3]; /* ID of HBA on each channel */
int sc_nccbs; /* number of CCBs available */
#ifdef notdef
int sc_pending; /* cmds on sc_queue + HBA queue */
#endif
TAILQ_HEAD(, dpt_ccb) sc_free_ccb;/* free ccb list */
TAILQ_HEAD(, scsipi_xfer) sc_queue;/* pending commands */
};
int dpt_intr __P((void *));
void dpt_init __P((struct dpt_softc *, const char *));
#endif /* !defined _IC_DPTVAR_H_ */

131
sys/dev/pci/dpt_pci.c Normal file
View File

@ -0,0 +1,131 @@
/* $NetBSD: dpt_pci.c,v 1.1 1999/09/27 23:41:48 ad Exp $ */
/*
* Copyright (c) 1999 Andy Doran <ad@NetBSD.org>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
/*
* PCI frontend for DPT EATA SCSI driver.
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: dpt_pci.c,v 1.1 1999/09/27 23:41:48 ad Exp $");
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/device.h>
#include <sys/queue.h>
#include <sys/proc.h>
#include <machine/endian.h>
#include <machine/bus.h>
#include <dev/scsipi/scsi_all.h>
#include <dev/scsipi/scsipi_all.h>
#include <dev/scsipi/scsiconf.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/pcivar.h>
#include <dev/ic/dptreg.h>
#include <dev/ic/dptvar.h>
#define PCI_CBMA 0x14 /* Configuration base memory address */
#define PCI_CBIO 0x10 /* Configuration base I/O address */
int dpt_pci_match __P((struct device *, struct cfdata *, void *));
void dpt_pci_attach __P((struct device *, struct device *, void *));
struct cfattach dpt_pci_ca = {
sizeof(struct dpt_softc), dpt_pci_match, dpt_pci_attach
};
int
dpt_pci_match(parent, match, aux)
struct device *parent;
struct cfdata *match;
void *aux;
{
struct pci_attach_args *pa = (struct pci_attach_args *) aux;
if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_DPT &&
PCI_PRODUCT(pa->pa_id) == PCI_PRODUCT_DPT_SC_RAID)
return (1);
return (0);
}
void
dpt_pci_attach(parent, self, aux)
struct device *parent;
struct device *self;
void *aux;
{
struct pci_attach_args *pa;
struct dpt_softc *sc;
pci_chipset_tag_t pc;
pci_intr_handle_t ih;
const char *intrstr;
pcireg_t csr;
sc = (struct dpt_softc *)self;
pa = (struct pci_attach_args *)aux;
pc = pa->pa_pc;
printf(": ");
if (pci_mapreg_map(pa, PCI_CBIO, PCI_MAPREG_TYPE_IO, 0, &sc->sc_iot,
&sc->sc_ioh, NULL, NULL)) {
printf("can't map i/o space\n");
return;
}
sc->sc_dmat = pa->pa_dmat;
/* Enable the device. */
csr = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG);
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG,
csr | PCI_COMMAND_MASTER_ENABLE);
/* Map and establish the interrupt. */
if (pci_intr_map(pc, pa->pa_intrtag, pa->pa_intrpin,
pa->pa_intrline, &ih)) {
printf("couldn't map interrupt\n");
return;
}
intrstr = pci_intr_string(pc, ih);
sc->sc_ih = pci_intr_establish(pc, ih, IPL_BIO, dpt_intr, sc);
if (sc->sc_ih == NULL) {
printf("couldn't establish interrupt");
if (intrstr != NULL)
printf(" at %s", intrstr);
printf("\n");
return;
}
/* Now attach to the bus-independant code */
dpt_init(sc, intrstr);
}